System-Level exploration with specsyn

Proceedings - Design Automation Conference

Volumn , Issue , 1998, Pages 812-817

  Gajski, Daniel D ^a   Vahid, Frank ^b   Narayan, Sanjiv ^c   Gong, Jie ^d  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b University of California Riverside   (United States)

^c Ambit Design Systems   (United States)

^d QUALCOMM INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS;

CUSTOM PROCESSORS; DESIGN PARADIGM; EXPLORATION TECHNIQUES; SYSTEM COMPONENTS; SYSTEM FUNCTIONALITY; SYSTEM LEVEL DESIGN; SYSTEM-LEVEL EXPLORATION; THREE-STEP APPROACH;

AUTOMATION; COMPUTER ARCHITECTURE;

SPECIFY-EXPLORE-REFINE (SER) DESIGN PARADIGM;

EID: 0031643947     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/277044.277252     Document Type: Conference Paper

References (21)

1. A. Balboni, W. Fornaciari, and D. Sciuto, "Partitioning and exploration strategies in the tosca co-design flow, " in Int. Workshop on Hardware-Software Co-I pp. 62-69, 1996.
2. R. Ernst, J. Henkel, and T. Benner, "Hardware-software cosynthesis for microcontrollers, " in IEEE Design & Test of Computers, pp. 64-75, December 1994.
3. J. Henkel and E. Ernst, "A hardware/software parti-tioner using a dynamically determined granularity, " in DAC, 1997.
4. R. Gupta and G. DeMicheli, "Hardware-software cosynthesis for digital systems, " in IEEE Design & Test of Computers, pp. 29-41, October 1993.
5. A. Kalavade and E. Lee, "A hardware/software code-sign methodology for DSP applications, " in IEEE Design & Test of Computers, 1993.
6. J. Hou and W. Wolf, "Process partitioning for distributed systems, " in Int. Workshop on Hardware-Software Co-Design, pp. 70-75, 1996.
7. S.Prakash and A. Parker, "Synthesis of application-specific multiprocessor architectures, " in DAC, pp. 813, 1991.
8. W. Wolf, "Hardware-software co-design of embedded systems, " Proceedings of the IEEE, vol. 82, no. 7, pp. 967-989, 1994.
9. O. Bentz, J. Rabaey, and D. Lidsky, "A dynamic design estimation and exploration environment, " in DAC, 1997.
10. J. Rowson and A. Sangiovanni-Vincentelli, "Interface-based design, " in DAC, 1997.
11. D. Gajski, F. Vahid, S. Narayan, and J. Gong, Specification and design of embedded systems. New Jersey: Prentice Hall, 1994.
12. Harel, "Statecharts: A visual formalism for complex systems, " Science of Computer Programming 8, pp. 231-274, 1987.
13. F. Vahid, "Procedure exlining: A transformation for improved system and behavioral synthesis, " in Int. Symposium on System Synthesis, pp. 84-89, 1995.
14. F. Vahid and D. Gajski, "Incremental hardware estimation during hardware/software functional partitioning, " IEEE Transactions on VLSI Systems, vol. 3, no. 3, pp. 459-464, 1995.
15. J. Gong, D. Gajski, and S. Narayan, "Software estimation using a generic processor model, " in Proceedings of the European Design and Test Conference (EDTC), pp. 498-502, 1995.
16. M. McFarland and T. Kowalski, "Incorporating bottom-up design into hardware synthesis, " IEEE Transactions on CAD, pp. 938-950, September 1990.
17. E Lagnese and D. Thomas, "Architectural partitioning for system level synthesis of integrated circuits, " IEEE Transactions on CAD, vol. 10, pp. 847-860, July 1991.
18. J. Gong, D. Gajski, and S. Bakshi, "Model refinement for hardware-software codesign, " in Proceedings of the European Design and Test Conference (EDTC), 1996.
19. L. Ramachandran, D. Gajski, S. Narayan, F. Vahid, and P. Fung, "Towards achieving a 100-hour design cycle: A test case, " in EuroDAC, pp. 144-149, 1994.
20. L. Matsushita Electric Works, "FplOsh programmable controller." Datasheet, 1996.
21. D. Gajski, F. Vahid, S. Narayan, arid J. Gong, "Spec-syn: An environment supporting the specify-explore-refine paradigm for hardware/software system design, " IEEE Transactions on VLSI Systems, vol. 0, no. 1, pp. 84-100, 1998.