|
Volumn Part F133492, Issue , 1998, Pages 598-604
|
Modeling the power rails in leading edge microprocessor packages
|
Author keywords
[No Author keywords available]
|
Indexed keywords
NETWORK COMPONENTS;
COMPUTER SIMULATION;
ELECTRONICS PACKAGING;
ELECTRICAL MODELING;
FLIP CHIP BUMPS;
HIGH-PERFORMANCE MICROPROCESSORS;
MODEL COMPLEXITY;
PHYSICAL STRUCTURES;
PRACTICAL GUIDELINES;
SPICE MODELING;
TWO-DIMENSIONAL ARRAYS;
FLIP CHIP DEVICES;
MICROPROCESSOR CHIPS;
GRID ARRAY PACKAGES;
POWER RAILS;
SOFTWARE PACKAGE SPICE;
SUBCIRCUIT MODELS;
|
EID: 0031640128
PISSN: 05695503
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ECTC.1998.678756 Document Type: Conference Paper |
Times cited : (4)
|
References (9)
|