Number representations for reducing switched capacitance in subband coding

ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

Volumn 5, Issue , 1998, Pages 3125-3128

  Sacha, John R ^a   Irwin, Mary Jane ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE MODEL; FIXED-POINT NUMBERS; FLOATING POINTS; LOGARITHMIC NUMBER SYSTEM; LOW POWER VLSI DESIGN; NUMBER REPRESENTATION; SIGNAL PROCESSING APPLICATIONS; SUBBAND SPEECH CODING;

NUMBER THEORY; NUMBERING SYSTEMS;

SIGNAL PROCESSING;

EID: 0031636941     PISSN: 15206149     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICASSP.1998.678188     Document Type: Conference Paper

References (15)

1. M. Pedram, "Power Minimization in IC Design: Principles and Applications," ACM Trans. Design Auto. Electr. Sys., Vol. 1, No. 1, Jan. 1996.
2. A. K. Chandrakasan, R. W. Broderson, Low Power Digital CMOS Design, Kluwer, 1995, pp. 282-283.
3. H. A. Mehta, "System Level Power Analysis," Ph.D. Disser-tation, Computer Science and Engineering Department, The Pennsylvania State University, University Park, PA, 1996.
4. P. E. Landman, J. M. Rabaey, "Architectural Power Analysis: The Dual Bit Type Method," IEEE Trans. VLSI Sys., Vol. 3, No. 2, June 1995, pp. 173-187.
5. T. K. Calaway, E. E. Swartzlander, Jr., "Power-Delay Char-acteristics of CMOS Multipliers," Proc. 1997 Int. Symp. Comp. Aritk, pp. 26-32.
6. Z-L He, K-K Chan, C-Y Tsui, M. L. Liou, "Low Power Mo-tion Estimation Design Using Adaptive Pixel Truncation," Proc. 1997 Int. Symp. Low Power Elec. Design, pp. 167-172.
7. K. P. Acken, "Low Power Architectural Optimizations for 3D Graphics Subsystems," Ph.D. Dissertation, Computer Sci-ence and Engineering Department, The Pennsylvania State University, University Park, PA, 1997.
8. D. V. S. Chandra, "Accumulation of Coefficient Roundoff Error in Fast Fourier Transforms Implemented with Loga-rithmic Number System," IEEE Trans. ASSP, Vol. ASSP-35, No. 11, November 1987, pp. 1633-1636.
9. F. J. Taylor, R. Gill, J. Joseph, J. Radke, "A 20 Bit Logarith-mic Number System Processor," IEEE Trans. Comp., Vol. 37, No. 2, February 1988, pp. 190-200.
10. D. M. Lewis, "An Architecture for Addition and Subtraction of Long Word Length Numbers in the Logarithmic Number System," IEEE Trans. Comp., Vol. 39, No. 11, November 1990, pp. 1325-1336.
11. J. N. Coleman, "Simplification of Table Structure in Loga-rithmic Arithmetic," Electron. Let., Vol. 31, No. 22, October 26, 1995, pp. 1905-1906.
12. S-C Huang, L-G Chen, "A 32-bit Logarithmic Number Sys-tem Processor," J. VLSI Sig. Proc, Vol. 14, June 1996, pp. 3.11-319.
13. E. de Angel, E. E. Swartzlander, Jr., "Survey of Low Power Techniques for ROMs," Proc. 1997 Int. Symp. Low Power Elec. Design, Aug. 1997, pp. 7-11.
14. K. Sayood, Introduction to Data Compression, Morgan Kaufmann, 1996, pp. 297-305.
15. A. Gersho, R. M. Gray, Vector Quantization and Signal Com-pression, Kluwer, 1992, pp. 326-327.