A decision procedure for bit-vector arithmetic

Proceedings - Design Automation Conference

Volumn , Issue , 1998, Pages 522-527

  Barrett, Clark W ^a   Dill, David L ^a   Levitt, Jeremy R ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN; DIGITAL ARITHMETIC; VECTORS;

BIT VECTOR; DECISION PROCEDURE; HARDWARE VERIFICATION; NP-HARD;

AUTOMATION; COMPUTER HARDWARE;

BIT-VECTOR THEORY;

EID: 0031618668     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/277044.277186     Document Type: Conference Paper

References (13)

1. Laurent Arditi. ∗BMDs Can Delay the Use of Theorem Proving for Verifying Arithmetic Assembly Instructions. In Srivas [12], pages 34-48.
2. C. W. Barrett, D. L. Dill, and J. R. Levitt. Validity Checking for Combinations of Theories with Equality. In Srivas [12], pages 187-201.
3. Randal E. Bryant and Yirng-An Chen. Verification of Arithmetic Circuits with Binary Moment Diagrams. In 32nd ACM/IEEE Design Automation Conference, pages 535-541, San Francisco, CA (USA), 1995.
4. J. R. Burch and D. L. Dill. Automatic Verification of Microprocessor Control. In Dill, editor, Computer- Aided Verification, volume 818 of Lecture Notes in Computer Science, pages 68-79, Stanford, CA (USA), June 1994.
5. D. Cyrluk, P. Lincoln, and N. Shankar. On Shostak's Decision Procedure for Combinations of Theories. In 13th International Conference on Automated Deduction, pages 463-477, Rutgers University, NJ (USA), July 1996.
6. D. Cyrluk, O. Moller, and H. Ruefi. An Efficient Decision Procedure for the Theory of Fixed-Sized Bitvec- Tors. In 9th International Conference on Computer- Aided Verification, 1997.
7. Joseph A. Gallian. Contemporary Abstract Algebra. D. C. Heath and Company, second edition, 1990.
8. Warren A. Hunt Jr. Microprocessor Design Verification. Journal of Automated Reasoning, 5(4), December 1989.
9. R. B. Jones, D. L. Dill, and J. R. Burch. Efficient Validity Checking for Processor Verification. In IEEE Inter- nationl Conference on Computer-Aided Design, pages 2-6, San Jose, CA (USA), November 1995. IEEE Computer Society Press.
10. Leo G. Marcus. SDVS 13 Users' Manual. The Aerospace Corporation, El Segundo, CA 90245, October 1994. Aerospace Report ATR-94(4778)-5.
11. M. Smith, M. Lam, and M. Horowitz. Boosting Beyond Static Scheduling in a Superscalar Processor. In International Symposium on Computer Architecture, pages 344-354, Seattle, WA, May 1990. IEEE/ACM.
12. Srivas, editor. International Conference on Formal Methods in Computer-Aided Design, volume 818 of Lecture Notes in Computer Science, Palo Alto, CA (USA), November 1996. Springer-Verlag.
13. Wai Wong. Modelling Bit Vectors in HOL: The word Library. In Joyce and Seger, editors, Higher Order Logic Theorem Proving and Its Applications, volume 780 of Lecture Notes in Computer Science, pages 371384, Vancouver, Canada, August 1993.