Comparison of data prefetching on an access decoupled and superscalar machine

Proceedings of the Annual International Symposium on Microarchitecture

Volumn , Issue , 1997, Pages 65-70

  Jones, G P ^a   Topham, N P ^a  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTER ARCHITECTURE; DATA STORAGE EQUIPMENT; FORMAL LOGIC; PROGRAM PROCESSORS;

ACCESS DECOUPLED MACHINES; OUT OF ORDER SUPERSCALAR ARCHITECTURES; SUPERSCALAR MACHINES;

DATA ACQUISITION;

EID: 0031359275     PISSN: 10724451     EISSN: None     Source Type: None    
DOI: 10.1109/MICRO.1997.645798     Document Type: Conference Paper

References (12)

1. A. Berrached L. D. Coraor P. T. Hulina A Decoupled Access/Execute Architecture for Efficient Access of Structured Data Proc. of the 26th Hawai Int. Conf. on System Sciences 1 438 447 Proc. of the 26th Hawai Int. Conf. on System Sciences 1993-Jan.
2. D. Bhandarkar J. Ding Performance Characterisation of the Pentium Pro Processor Proc. of the 3rd Int. Symp. on High Performance Computer Architecture Proc. of the 3rd Int. Symp. on High Performance Computer Architecture 1997-Feb.
3. D. Callahan K. Kennedy A. Porterfield Software Prefetching 4th Ann. Symp. on Parallel Languages arid Operating Systems 40 52 4th Ann. Symp. on Parallel Languages arid Operating Systems 1991-Apr.
4. T. Chiueh Sunder: A Programmable Hardware Prefetch Architecture for Numerical Loops Proc. Supercomputing '94 488 497 Proc. Supercomputing '94 1994-Nov.
5. M. Berry The Perfect Club Benchmarks, Effective Performance Evaluation of Supercomputers May 1989 Illinois, UrbanaChampaign, Urbana 827 CSRD, University of Illinois
6. J. W.C. FU J. H. Patel Data Prefetching Strategies for Vector Cache Memories Proceedings. The Fifth Int. Parallel Processing Symp. 555 560 Proceedings. The Fifth Int. Parallel Processing Symp. 1991-Apr.
7. G. P. Jones N. P. Topham A Limitation Study into Access Decoupling Euro-Par'97 LNCS 1300 1102 1111 Euro-Par'97 1997-Aug.
8. G. P. Jones N. P. Topham The Effect of Restricted Instruction Issue on an Access Decoupled Machine ParCo97 ParCo97 Germany 1997-Sept.
9. G. P. Jones N. P. Topham Simplifying Hardware for Out of Order Execution using the Decoupling Paradigm Sept. 1997 CSG-32-97 Edinburgh University
10. M. K. Farrens A. R. Pleszkun Implementation of the PIPE Processor IEEE Computer 65 70 Jan. 1991
11. S. Palacharla N. P. Jouppi J. E. Smith Complexity-Effective Superscalar Processors 24th Ann. Int. Symp. on Computer Architecture 24th Ann. Int. Symp. on Computer Architecture 1997
12. W. A. Wulf An Evaluation of the WM Architecture Proc. Int. Symp. on Computer Architecture Proc. Int. Symp. on Computer Architecture 1992-May