A limitation study into access decoupling

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1300 LNCS, Issue , 1997, Pages 1102-1111

  Jones, G P ^a   Topham, N P ^a  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SCIENCE; COMPUTERS;

BANDWIDTH FILTERS; DEPENDENCY ANALYSIS; HIDING MEMORY LATENCY; MEMORY LATENCIES; MEMORY MODELING; MEMORY SYSTEMS; TEMPORAL LOCALITY; THEORETICAL LIMITS;

ARTIFICIAL INTELLIGENCE;

EID: 84882709429     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/bfb0002859     Document Type: Conference Paper

References (17)

1. A. Berrached, L.D. Coraor, and P.T. Hulina. A Decoupled Access/Execute Architecture for Efficient Access of Structured Data. In Proc. of the 26th Hawai Int. Conf. on System Sciences, Volume 1, pages 438-47, Los Alamitos, CA, USA, Jan 1993. IEEE.
2. P. Bird, A. Rawsthorne, and N.P. Topham. The Effectiveness of Decoupling. In Proc. Int. Conf. on Supercomputing, Tokyo, Japan, May 1993.
3. Tzi cker Chiueh. Sunder: A Programmable Hardware Prefetch Architecture for Numerical Loops. In Proc. Supercomputing '94, pages 488-497, Los Alamitos, CA, USA, Nov 1994. IEEE Comput. Soc, ACM, SIAM, IEEE Comput. Soc. Press.
4. R. Eigenmann, J. Hoefiinger, L. Zhiyuan, and D. Padua. Experience in the Automatic Parallelisation of Four Perfect-Benchmark Programs. CSRD 1193, Center for Computing Research and Development., University of Illinois at Urbana-Champaign, Urbana Illinois., 1992.
5. J.E. Smith et al. The ZS-1 Central Processor. In Proc. of the 2nd Int. Conf. on Architectural Support for Programming Languages and Operating Systems, October 1987.
6. M. Berry et al. The Perfect Club Benchmarks, Effective Performance Evaluation of Supercomputers. Techreport 827, CSRD, LIniversity of Illinois, Urbana-Chmpaign, Urbana, Illinois., May 1989.
7. G. Jones. Evaluating the Limits of Access Decoupling using the Latency Hiding Model. Technical report, Edinburgh University, 1997.
8. M. Kumar. Measuring Parallelism in Computation Intensive Scientific/Engineering Applications. IEEE Transactions on Computers, 37(9):1088-1098, Sept. 1988.
9. L. Kurian, P.T. Hulina, and L.D. Coraor. Memory Latency Effects in Decoupled Architectures. IEEE Trans, on Computers, 43(10):1129-39, Oct. 1994.
10. M.K. Farrens and A.R. Pleszkun. Implementation of the PIPE Processor. IEEE Computer, pages 65-70, Jan 1991.
11. J.E. Smith. Decoupled Access/Execute Computer Architectures. ACM Trans, on Computer Systems, 2(4):289-308, Nov. 1984.
12. J.E. Smith. A Simulation Study of Decoupled Architecture Computers. IEEE Trans, on Computers, C-35(8):692-701, Aug. 1986.
13. N.P. Topham, A. Rawsthorne, C.E. McLean, M.J.R.G. Mewissen, and P. Bird. Compiling and Optimising for Decoupled Architectures. In Proc. of Supercomputing '95, San Diego, Dec. 1995. ACM Press.
14. G. Tyson, M. Farrens, and A.R. Pleszkun. MISC: A Mutiple Instruction Stream Computer. In Proc. of the 25th Ann. Sym. on Microarchitecture, Portland, Oregon, Dec 1-4 1992.
15. S. Vajapeyam, G.S. Sohi, and W-C Hsu. An Empirical Study of the CRAY Y-MP Processor using the PERFECT Club Benchmarks. In Proceedings of the 1991 ACM Int. Conf. on Supercomputing, pages 170-179, New York, 1991. ACM, ACM press.
16. Wm A. Wulf. An Evaluation of the WM Architecture. In Proc. Int. Symp. on Computer Architecture, Gold Coast, Australia, May 1992.
17. K.C. Yeager. The Mips R10000 Superscalar Microprocessor. IEEE micro, 16(2):28-41, April 1996.