|
Volumn 33, Issue 22, 1997, Pages 1850-1852
|
Completion-detection technique for dynamic logic
|
Author keywords
Asynchronous circuits; CMOS logic circuits
|
Indexed keywords
ADDERS;
CMOS INTEGRATED CIRCUITS;
DATA TRANSFER;
NETWORK PROTOCOLS;
ASYNCHRONOUS CIRCUITS;
COMPLETION DETECTION TECHNIQUE;
LOGIC CIRCUITS;
|
EID: 0031244819
PISSN: 00135194
EISSN: None
Source Type: Journal
DOI: 10.1049/el:19971272 Document Type: Article |
Times cited : (6)
|
References (5)
|