메뉴 건너뛰기




Volumn E80-D, Issue 3, 1997, Pages 344-349

Completion-detection techniques for asynchronous circuits

Author keywords

[No Author keywords available]

Indexed keywords

ADDERS; CIRCUIT THEORY; COMPUTER SIMULATION; CRITICAL PATH ANALYSIS; DETECTOR CIRCUITS; ENCODING (SYMBOLS);

EID: 0031100824     PISSN: 09168532     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article
Times cited : (9)

References (8)
  • 1
    • 0028730951 scopus 로고    scopus 로고
    • Electronics & Communication Engineering J., vol.6, no.6 , pp.261-270, 1994.
    • N.R. Pools, "Self-timed logic circuits," Electronics & Communication Engineering J., vol.6, no.6 , pp.261-270, 1994.
    • "Self-timed Logic Circuits,"
    • Pools, N.R.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.