|
Volumn E80-D, Issue 3, 1997, Pages 344-349
|
Completion-detection techniques for asynchronous circuits
a
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ADDERS;
CIRCUIT THEORY;
COMPUTER SIMULATION;
CRITICAL PATH ANALYSIS;
DETECTOR CIRCUITS;
ENCODING (SYMBOLS);
ASYNCHRONOUS CIRCUITS;
BOUNDED DELAY;
COMPLETION DETECTION;
DOUBLE RAIL CODING;
MICROPIPELINE;
SELF TIMING;
LOGIC CIRCUITS;
|
EID: 0031100824
PISSN: 09168532
EISSN: None
Source Type: Journal
DOI: None Document Type: Article |
Times cited : (9)
|
References (8)
|