Implicit Model Checking of Logic-Based Control Systems

AIChE Journal

Volumn 43, Issue 9, 1997, Pages 2246-2260

  Park, Taeshin ^a   Barton, Paul I ^a  

^a Massachusetts Institute of Technology Cambridge   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BOOLEAN FUNCTIONS; FORMAL LOGIC; INTEGER PROGRAMMING; LARGE SCALE SYSTEMS; MATHEMATICAL MODELS; STATE SPACE METHODS;

BOOLEAN STATE SPACE MODEL; IMPLICIT MODEL CHECKING;

CONTROL SYSTEM ANALYSIS;

EID: 0031232964     PISSN: 00011541     EISSN: None     Source Type: Journal    
DOI: 10.1002/aic.690430911     Document Type: Article

References (37)

1. AIChE/CCPS, Guidelines for Safe Automation of Chemical Processes, AIChE/CCPS, New York (1993).
2. Alur, R., C. Courcoubetis, T. A. Henzinger, and P. Ho, "Hybrid Automata: An Algorithmic Approach to the Specification and Verification of Hybrid Systems," Hybrid Systems, Lecture Notes in Computer Science, 736, Springer-Verlag, New York (1993).
3. ANSI/ISA, Binary Logic Diagrams for Process Operations, ANSI/ISA-S5.2-1976 (R1981), ISA, New York (1981).
4. Barton, P. I., and T. Park, "Analysis and Control of Combined Discrete/Continuous Systems: Progress and Challenges in the Chemical Processing Industries," AIChE Symp. Ser. (1997).
5. Bell, R., "Safety in Chemical Process Automation: HSE Approach," Int. Symp. and Workshop on Safe Chemical Process Automation, AIChE/CCPS, New York (1994)
6. Bose, S., and A. Fisher, "Automatic Verification of Synchronous Circuits using Symbolic Logic Simulation and Temporal Logic," Proc. IMEC-IFIP Int. Workshop on Applied Formal Methods for Correct VLSI Design, Leuven, Belgium (1989).
7. Boy de la Tour, T., " Minimizing the Number of Clauses by Renaming," Proc. Int. Conf. on Automated Deduction, Kaiserslautern, France (1990).
8. Brooke, A., D. Kendrick, and A. Meeraus, GAMS Release 2.25 A User's Guide, Scientific Press, San Francisco (1992).
9. Bryant, R. E., "Graph-Based Algorithms for Boolean Function Manipulation," IEEE Trans Comput., C-35(8), 677 (1986).
10. Burch, J. R., E. M. Clarke, and D. E. Long, "Representing Circuits more Efficiently in Symbolic Model Checking," Proc. ACM/IEEE Design Automation Conf. (1991).
11. Burch, J. R., E. M. Clarke, D. E. Long, K. L. McMilan, and D. L. Dill, "Symbolic Model Checking for Sequential Circuit Verification," IEEE Trans. Comp.-Aided Des. Integrated Circuits Syst., 13(4), 401 (1994).
12. Burch, J. R., E. M. Clarke, K. L. McMillan, and D. L. Dill, "Sequential Circuit Verification Using Symbolic Model Checking," Proc. ACM/IEEE Design Automation Conf. (1990).
13. Cavalier, T. M., P. M. Pardalos, and A. L. Soyster, "Modeling and Integer Programming Techniques Applied to Prepositional Calculus," Comput. Oper. Res., 17(6), 561 (1990).
14. Clarke, E., and E. A. Emerson, "Design and Synthesis of Synchronization Skeletons Using Branching Time Temporal Logic," Proc. Workshop on Logics of Programs, Lecture Notes in Computer Science, 132, Springer-Verlag, New York (1981).
15. Clarke, E., E. A. Emerson, and A. P. Sistla, "Automatic Verification of Finite State Concurrent Systems Using Temporal Logic Specifications," ACM Trans. Program. Lang. Syst., 8(2), 244 (1986).
16. Clarke, E., O. Grumberg, and D. Long, "Verification Tools for Finite-State Concurrent Systems," A Decade of Concurrency: Reflections and Perspectives, Proc. REX School/Symp., Noordwijkerhout, The Netherlands (1993).
17. Clockskin, W. F., and C. S. Mellish, Programming in Prolog, 2nd ed., Springer-Verlag, New York (1984).
18. Coudert, O., J. C. Madre, and C. Berthet, "Verifying Temporal Properties of Sequential Machines without Building their State Diagrams," Proc. Workshop on Computer-Aided Verification (1990).
19. Dow Chemical Company, North American Guidelines for Application of MOD9™ 5 Burner Management (1994).
20. Emerson, E. A., "Temporal and Modal Logic," Handbook of Theoretical Computer Science, Elsevier, Amsterdam (1990).
21. Friedman, A. D., Fundamentals of Logic Design and Switching Theory, Computer Science Press, Rockville, MD (1986).
22. Hähnle, R., "Short CNF in Finitely-Valued Logics," Proc. Int. Symp. on Methodologies for Intelligent Systems, Trondheim, Norway (1993).
23. Halbwachs, N., D. Pilaud, and F. Ouabdesselam, "Specifying, Programming and Verifying Real-time Systems Using a Synchronous Declarative Language," Proc. Int. Workshop on Automatic Verification Methods for Finite State Systems, Grenoble (1989).
24. Hooker, J. N., "Generalized Resolution and Cutting Planes," Ann. Oper. Res., 12, 217 (1988).
25. Jagadeesan, L. J., C. Puchol, and J. E. Von Olnhausen, "Safety Property Verification of ESTEREL Programs and Applications to Telecommunications Software," Proc. Int. Conf. Computer Aided Verification, Liège, Belgium (1995).
26. Jeong, S. H., K. W. Lee, and I. Moon, "Symbolic Safety Analysis of Automated Fuel Cell Processes," AIChE Meeting, Miami, FL (1995).
27. Kestne, Y., A. Pnueli, J. Sifakis, and S. Yovine, "Integration Graphs: A Class of Decidable Hybrid Systems," Hybrid Systems, Lecture Notes in Computer Science, 736, Springer-Verlag, New York (1993).
28. Moon, I., " Modeling Programmable Logic Controllers for Logic Verification," IEEE Contr. Syst. Mag., 14(2), 53 (1994).
29. Moon, I., G. J. Powers, J. R. Burch, and E. M. Clarke, "Automatic Verification of Sequential Control Systems Using Temporal Logic," AlChE J., 38(1), 67 (1992).
30. Nemhauser, G. L., and L. A. Wolsey, Integer and Combinatorial Optimization Wiley, New York (1988).
31. Otter, J. D., Programmable Logic Controllers: Operation, Interfacing and Programming, Prentice Hall, Englewood Cliffs, NJ (1988).
32. Park, T., and P. I. Barton, "Binary Logic Diagrams Imply Nonunique Functionality," ISA Trans., 35, 337 (1996).
33. Plaisted, D. A., and S. Greenbaum, "A Structure-Preserving Clause form Translation," J. Symb. Comput., 2, 293 (1986).
34. Probst, S. T., and G. J. Powers, "Automatic Verification of Chemical Processes in the Presence of Failure Modes," AIChE Meeting, San Francisco (1994).
35. Probst, S. T., G. J. Powers, D. E. Long, and I. Moon, "Verification of a Logically Controlled Solids Transport System Using Symbolic Model Checking," Comput. Chem. Eng., 21(4), 417 (1997).
36. Probst, S. T., A. L. Turk, and G. J. Powers, "Formal Verification of a Furnace System Standard," AIChE Meeting, Miami, FL (1995).
37. Victor, J., "Designing Safe Interlock Systems," Chem. Eng. (1979).