Verification of a logically controlled, solids transport system using symbolic model checking

Computers and Chemical Engineering

Volumn 21, Issue 4, 1997, Pages 417-429

  Probst, Scott T ^a   Powers, Gary J ^a   Long, D E ^b   Moon, I ^c  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b LUCENT TECHNOLOGIES   (United States)

^c Yonsei University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); FAILURE ANALYSIS; LADDER NETWORKS; MATERIALS HANDLING; MATHEMATICAL MODELS; PROCESS ENGINEERING; SOLIDS;

PROCESS FAULTS;

COMPUTER CONTROL;

EID: 0030736966     PISSN: 00981354     EISSN: None     Source Type: Journal    
DOI: 10.1016/0098-1354(95)00265-0     Document Type: Article

References (19)

1. R.E. Bryant, Graph-based algorithms for boolean function manipulation, IEEE Transactions on Computers, c-35, (1986) 677-691
2. Burch, J. R., E. M. Clarke, and D. E. Long. Representing circuits more efficiently in symbolic model checking. In 28th ACM/IEEE Design Automation Conference, San Francisco, (1991).
3. J.R. Burch, E.M. Clarke, D. E. Long, K. L. McMillan and D. L. Dill, Symbolic model checking for sequential circuit verification , IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 13, (1994) 401-424
4. Burch, J. R., E. M. Clarke, K. L. McMillan, D. L. Dill, and J. Hwang. Symbolic model checking: 1021 states and beyond. In Proceedings of the Fifth Annual IEEE Symposium on Logic in Computer Science, June (1990).
5. E.M. Clarke, E.A. Emerson and A.P. Sistla, Automatic verification of finite-state concurrent systems using temporal logic specifications, ACM Transactions of Programming Languages and Systems, 8, (1986) 244-263
6. Clarke, E. M., T. Filkorn, and S. Jha. Exploiting symmetry in temporal logic model checking. In C.F. Courcoubetis, editor, Proceedings of the Fifth Workshop on Computer-Aided Verification, (1993).
7. Clarke, E. M., O. Grumberg, and D. Long. Verification tools for finite-state concurrent systems. In Research and Education in Concurrent Systems, Noordwijkerhout, Netherlands, (1994).
8. Fujiwara, H. Logic Testing and Design for Testability. The MIT Press, Cambridge, Massachusetts, (1985).
9. Gazi, E. A., W. D. Seider, and L. H. Ungar. Tools for the design of fault-tolerant controllers. Presented at the 1994 AIChE Annual Meeting, San Francisco, CA, November (1994).
10. O. Grumberg and D.E. Long, Model checking and modular verification, ACM Transactions on Programming Languages and Systems, 16, (1994) 843-871
11. Gupta, A. Formal hardware verification methods: A survey. Computer Science Technical Report CMU-CS-91-193, School of Computer Science, Carnegie Mellon University, Pittsburgh, PA, October (1991).
12. B. Kuipers and K. Åström, The composition and validation of heterogeneous control laws, Automatica, 30, (1994) 233-249
13. McMillan, K. L. Symbolic Model Checking: An approach to the state explosion problem. PhD thesis, Department of Chemical Engineering, Carnegie Mellon University, Pittsburgh, PA, (1992).
14. McMillan, K. L. and J. Schwalbe. Formal verification of the gigamax cache consistency protocol. In International Symposium on Shared Memory Multiprocessors, pp. 242-51, Tokyo, Japan, April (1991).
15. Moon, I. Automatic Verification of Discrete Chemical Process Control Systems. PhD thesis, Department of Chemical Engineering. Carnegie Mellon University, Pittsburgh, PA, August (1992).
16. I. Moon, Modeling programmable logic controllers for logic verification, IEEE Control Systems Magazine, 14, (1994) 53-59
17. Moon, I., Powers, G. J., Burch, J. R., Clarke, E. M. Automatic verification of sequential control systems using temporal logic, A.l.Ch.E. Journal, 38, 1992
18. A. Tarski, A lattice-theoretical fixpoint theorem and its applications, Pacific J. Math, 5, (1955) 285-309
19. Wilhelm, R. E. Programmable Controller Handbook. Hayden Book Company, (1985).