An area efficient hardware sharing filter generator suitable for multiple video format conversions

IEEE Transactions on Consumer Electronics

Volumn 43, Issue 3, 1997, Pages 848-854

  Sugawa, Satoshi ^a   Shimamoto, Hidemitsu ^a   Hosotani, Shiro ^a   Imamura, Yukinaga ^a   Takagaki, Takashi ^a   Ijiri, Hirotaka ^a   Okada, Keisuke ^a   Sumi, Tadashi ^a  

^a MITSUBISHI ELECTRIC CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE DESCRIPTION LANGUAGES; DIGITAL FILTERS; GATES (TRANSISTOR); HIGH DEFINITION TELEVISION; INTEGRATED CIRCUIT LAYOUT; LSI CIRCUITS; VIDEO SIGNAL PROCESSING;

HARDWARE SHARING FILTER GENERATOR; MULTIPLE VIDEO FORMAT CONVERSION;

COMPUTER SOFTWARE;

EID: 0031207869     PISSN: 00983063     EISSN: None     Source Type: Journal    
DOI: 10.1109/30.628740     Document Type: Article

References (7)

1. "ATSC Digital Television Standard", Sep. 16, 1995.
2. Robert A. Hawley et al., "Design Techniques for Silicon Compiler Implementations of High-Speed FIR Digital Filters", IEEE JSSC, vol.31, no. 5, pp. 656-667, May 1996.
3. T. Noll and S. Meier, "A 40 MHz programmable semi-systolic traversal filter", ISSCC Dig. Tech. Papers, pp. 180-181, Feb. 1987.
4. A. Azivienis, "Signed-Digit Number Representations for Fast Parallel Arithmetic", IRE Trans. On Elec. Computers, Vol.EC-10, pp.389-400, Sep. 1961.
5. K. Hwang, "Computer Arithmetic, Principles, Architecture, and Design", New York :Wiley, 1979.
6. R. Hartley, "Subexpression Sharing in Filters Using Canonic Signed Digit Multipliers", IEEE Trans. Circuits and Systems II, vol.43, no. 10, pp677-688, Oct. 1996.
7. M. Potkonjak, "Multiple Constant Multiplications: Efficient and Versatile Framework and Algorithms for Exploring Common Subexpression Elimination", IEEE Trans. Computer-Aided Design, vol.15, no.2, pp. 151-165, Feb. 1996.