-
1
-
-
0016961262
-
On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique
-
June
-
J. F. Dickson, "On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique," IEEE J. Solid-State Circuits, vol. SC-11, pp. 374-378, June 1976.
-
(1976)
IEEE J. Solid-State Circuits
, vol.SC-11
, pp. 374-378
-
-
Dickson, J.F.1
-
2
-
-
0020830861
-
2PROM's
-
Oct.
-
2PROM's," IEEE J. Solid-State Circuits vol. SC-18, pp. 532-537, Oct. 1983.
-
(1983)
IEEE J. Solid-State Circuits
, vol.SC-18
, pp. 532-537
-
-
Oto, D.H.1
Dahm, V.K.2
Gudger, K.H.3
Reitsma, M.J.4
Gongwer, G.S.5
Hu, Y.W.6
Olund, J.F.7
Jones Jr., S.J.8
Nieh, S.T.K.9
-
3
-
-
20244373743
-
A 35ns-cycle-time 3.3V only 32Mb NAND Flash FEPROM
-
Nov.
-
Y. Iwata, K. Imamiya, Y. Sugiura, H. Nakamura, H. Oodaira, M. Momodomi, Y. Ito, T. Watanabe, H. Araki, K. Narita, K. Masuda, and J. Miyamoto, "A 35ns-cycle-time 3.3V only 32Mb NAND Flash FEPROM," IEEE J. Solid-State Circuits, vol. 30, pp. 1157-1164, Nov. 1995.
-
(1995)
IEEE J. Solid-State Circuits
, vol.30
, pp. 1157-1164
-
-
Iwata, Y.1
Imamiya, K.2
Sugiura, Y.3
Nakamura, H.4
Oodaira, H.5
Momodomi, M.6
Ito, Y.7
Watanabe, T.8
Araki, H.9
Narita, K.10
Masuda, K.11
Miyamoto, J.12
-
4
-
-
0029404872
-
A 3.3V 32Mb NAND Flash memory with incremental step pulse programming scheme
-
Nov.
-
K. D. Suh, B. H. Suh, Y. H. Lim, J. K. Kim, Y. J. Choi, Y. N. Koh, S. S. Lee, S. C. Kwon, B. S. Choi, J. S. Yum, J. H. Choi, J. R. Kim, and H. K. Lim, "A 3.3V 32Mb NAND Flash memory with incremental step pulse programming scheme," IEEE J. Solid-Stale Circuits, vol. 30, pp. 1149-1156, Nov. 1995.
-
(1995)
IEEE J. Solid-Stale Circuits
, vol.30
, pp. 1149-1156
-
-
Suh, K.D.1
Suh, B.H.2
Lim, Y.H.3
Kim, J.K.4
Choi, Y.J.5
Koh, Y.N.6
Lee, S.S.7
Kwon, S.C.8
Choi, B.S.9
Yum, J.S.10
Choi, J.H.11
Kim, J.R.12
Lim, H.K.13
-
5
-
-
0029255548
-
A 34Mb 3.3V serial flash EEPROM for solid-state disk applications
-
Feb.
-
R. Cernea, D. J. Lee, M. Mofidi, E. Y. Chang, W. Y. Chien, L. Goh, Y. Fong, J. H. Yuan, G. Samachisa, D. C. Guterman, S. Mehrotra, K. Sato, H. Onishi, K. Ueda, F. Noro, K. Miyamoto, M. Morita, K. Umeda, and K. Kubo, "A 34Mb 3.3V serial flash EEPROM for solid-state disk applications," in 1995 ISSCC Dig. Tech. Papers, Feb. 1995, pp. 126-127.
-
(1995)
1995 ISSCC Dig. Tech. Papers
, pp. 126-127
-
-
Cernea, R.1
Lee, D.J.2
Mofidi, M.3
Chang, E.Y.4
Chien, W.Y.5
Goh, L.6
Fong, Y.7
Yuan, J.H.8
Samachisa, G.9
Guterman, D.C.10
Mehrotra, S.11
Sato, K.12
Onishi, H.13
Ueda, K.14
Noro, F.15
Miyamoto, K.16
Morita, M.17
Umeda, K.18
Kubo, K.19
-
6
-
-
0029253798
-
A 3.3V high-density and Flash memory with 1ms/512B erase & program time
-
Feb.
-
A. Nozoe, T. Yamazaki, H. Sato, H. Kotani, S. Kubono, K. Manita, T. Tanaka, T. Kawahara, M. Kato, K. Kimura, H. Kume, R. Hori, T. Nishimoto, S. Shukuri, A. Ohba, Y. Kouro, O. Sakamoto, A. Fukumoto, and M. Nakajima, "A 3.3V high-density AND Flash memory with 1ms/512B erase & program time," in 1995 ISSCC Dig. Tech. Papers, Feb. 1995, pp. 124-125.
-
(1995)
1995 ISSCC Dig. Tech. Papers
, pp. 124-125
-
-
Nozoe, A.1
Yamazaki, T.2
Sato, H.3
Kotani, H.4
Kubono, S.5
Manita, K.6
Tanaka, T.7
Kawahara, T.8
Kato, M.9
Kimura, K.10
Kume, H.11
Hori, R.12
Nishimoto, T.13
Shukuri, S.14
Ohba, A.15
Kouro, Y.16
Sakamoto, O.17
Fukumoto, A.18
Nakajima, M.19
-
7
-
-
0029255454
-
A 3.3V-only 16Mb DINOR Flash memory
-
Feb
-
S. Kobayashi, M. Mihara, Y. Miyawaki, M. Ishii, T. Futatsuya, A. Hosogane, A. Ohba, Y. Terada, N. Ajika, Y. Kunori, Y. Yuzuriha, M. Hatanaka, H. Miyoshi, T. Yoshihara, Y. Uji, A. Matsuo, Y. Taniguchi, and Y. Kiguchi, "A 3.3V-only 16Mb DINOR Flash memory," in 1995 ISSCC Dig. Tech. Papers, Feb 1995, pp. 122-123.
-
(1995)
1995 ISSCC Dig. Tech. Papers
, pp. 122-123
-
-
Kobayashi, S.1
Mihara, M.2
Miyawaki, Y.3
Ishii, M.4
Futatsuya, T.5
Hosogane, A.6
Ohba, A.7
Terada, Y.8
Ajika, N.9
Kunori, Y.10
Yuzuriha, Y.11
Hatanaka, M.12
Miyoshi, H.13
Yoshihara, T.14
Uji, Y.15
Matsuo, A.16
Taniguchi, Y.17
Kiguchi, Y.18
-
8
-
-
0030085298
-
A 3.3V-only 16Mb Flash memory with row-decoding scheme
-
Feb.
-
S. Atsumi, A. Umezawa, M. Kuriyama, H. Banba, M. Ohtsuka, N. Tomita, Y. Iyama, T. Miyaba, R. Sudoh, E. Kamiya, M., Tanimoto, Y. Hiura, Y. Araki, E. Sakagami, N. Arai, and S. Mori, "A 3.3V-only 16Mb Flash memory with row-decoding scheme," in 1996 ISSCC Dig. Tech. Papers, Feb. 1996, pp. 42-43.
-
(1996)
1996 ISSCC Dig. Tech. Papers
, pp. 42-43
-
-
Atsumi, S.1
Umezawa, A.2
Kuriyama, M.3
Banba, H.4
Ohtsuka, M.5
Tomita, N.6
Iyama, Y.7
Miyaba, T.8
Sudoh, R.9
Kamiya, E.10
Tanimoto, M.11
Hiura, Y.12
Araki, Y.13
Sakagami, E.14
Arai, N.15
Mori, S.16
-
9
-
-
0027644488
-
A study of trapezoidal programming waveform for the FLOTOX EEPROM
-
Aug.
-
S. O. Kong and C. Y. Kwok, "A study of trapezoidal programming waveform for the FLOTOX EEPROM," Solid-State Electron., vol. 36, pp. 1093-1100, Aug. 1993.
-
(1993)
Solid-State Electron.
, vol.36
, pp. 1093-1100
-
-
Kong, S.O.1
Kwok, C.Y.2
-
10
-
-
0029480949
-
Fast and accurate programming method for multi-level NAND EEPROM's
-
June
-
G. J. Hemink, T. Tanaka, T. Endoh, S. Aritome, and R. Shirota, "Fast and accurate programming method for multi-level NAND EEPROM's," in 1995 Symp. VLSI Tech. Dig. Tech. Papers, June 1995, pp. 129-130.
-
(1995)
1995 Symp. VLSI Tech. Dig. Tech. Papers
, pp. 129-130
-
-
Hemink, G.J.1
Tanaka, T.2
Endoh, T.3
Aritome, S.4
Shirota, R.5
-
11
-
-
0343682788
-
The internal voilage system of the 32Mb NAND Flash EEPROM for low-voltage power supply
-
Aug. 4.2
-
Y. Iwata, H. Oodaira, H. Nakamura, Y. Takeyama, K. Imamiya, K. Sugiura, Y. Ito, S. Tanaka, and J. Miyamoto, "The internal voilage system of the 32Mb NAND Flash EEPROM for low-voltage power supply," in 14th Ann. IEEE Nonvolatile Semiconductor Memory Workshop, Aug. 1994, vol. 4.2.
-
(1994)
14th Ann. IEEE Nonvolatile Semiconductor Memory Workshop
-
-
Iwata, Y.1
Oodaira, H.2
Nakamura, H.3
Takeyama, Y.4
Imamiya, K.5
Sugiura, K.6
Ito, Y.7
Tanaka, S.8
Miyamoto, J.9
-
12
-
-
0028538112
-
A quick intelligent page-programming architecture and a shielded bitline sensing method for 3V-only NAND Flash memory
-
Nov.
-
T. Tanaka, Y. Tanaka, H. Nakamura, K. Sakui, H. Oodaira, R. Shirota, K. Ohuchi, F. Masuoka, and H. Hara, "A quick intelligent page-programming architecture and a shielded bitline sensing method for 3V-only NAND Flash memory," IEEE J. Solid-State Circuits, vol. 29, pp. 1366-1373, Nov. 1994.
-
(1994)
IEEE J. Solid-State Circuits
, vol.29
, pp. 1366-1373
-
-
Tanaka, T.1
Tanaka, Y.2
Nakamura, H.3
Sakui, K.4
Oodaira, H.5
Shirota, R.6
Ohuchi, K.7
Masuoka, F.8
Hara, H.9
-
13
-
-
0024717978
-
A new CR-delay circuit technology for high-density and high-speed DRAM's
-
Aug.
-
Y. Watanabe, T. Ohsawa, K. Sakurai, and T. Furuyama, "A new CR-delay circuit technology for high-density and high-speed DRAM's," IEEE J. Solid-Stale Circuits, vol. 24, pp. 905-910, Aug. 1989.
-
(1989)
IEEE J. Solid-Stale Circuits
, vol.24
, pp. 905-910
-
-
Watanabe, Y.1
Ohsawa, T.2
Sakurai, K.3
Furuyama, T.4
-
14
-
-
0024875596
-
A 1Mb Flash EEPROM
-
Feb.
-
R. A. Cernea, G. Samachisa, C. S. Su, H. Tsai, Y. S. Kao, C. Y. M. Wang, Y. S. Chen, A. Renninger, T. Wong, J. Brennan, Jr., and J. Haines, "A 1Mb Flash EEPROM," 1989 ISSCC Dig. Tech. Papers, pp. 138-139, Feb. 1989.
-
(1989)
1989 ISSCC Dig. Tech. Papers
, pp. 138-139
-
-
Cernea, R.A.1
Samachisa, G.2
Su, C.S.3
Tsai, H.4
Kao, Y.S.5
Wang, C.Y.M.6
Chen, Y.S.7
Renninger, A.8
Wong, T.9
Brennan Jr., J.10
Haines, J.11
-
15
-
-
0026899809
-
A 1.2-μm CMOS current-controlled oscillator
-
July
-
M. P. Flynn and S. U. Lidholm, "A 1.2-μm CMOS current-controlled oscillator," IEEE J. Solid-State Circuits, vol. 27, pp. 982-987, July 1992.
-
(1992)
IEEE J. Solid-State Circuits
, vol.27
, pp. 982-987
-
-
Flynn, M.P.1
Lidholm, S.U.2
-
16
-
-
0029546246
-
A stable programming pulse generator for high-speed programming single power supply voltage Flash memories
-
June
-
T. Tanzawa and T. Tanaka, "A stable programming pulse generator for high-speed programming single power supply voltage Flash memories," in 1995 Symp. VLSI Circuits Dig. Tech. Papers. June 1995, pp. 73-74.
-
(1995)
1995 Symp. VLSI Circuits Dig. Tech. Papers.
, pp. 73-74
-
-
Tanzawa, T.1
Tanaka, T.2
|