![]() |
Volumn 7, Issue 2 PART 3, 1997, Pages 2638-2643
|
An improved NbN integrated circuit process featuring thick NbN ground plane and lower parasitic circuit inductances
a
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ATOMIC FORCE MICROSCOPY;
CURRENT DENSITY;
INDUCTANCE MEASUREMENT;
INTEGRATED CIRCUIT MANUFACTURE;
REACTIVE ION ETCHING;
SILICA;
SPUTTER DEPOSITION;
SUPERCONDUCTING FILMS;
SURFACE PROPERTIES;
TUNNEL JUNCTIONS;
INTERLEVEL DIELECTRIC (ILD) DEPOSITION PROCESS;
PARASITIC CIRCUIT INDUCTANCE;
SUPERCONDUCTING DEVICES;
|
EID: 0031165034
PISSN: 10518223
EISSN: None
Source Type: Journal
DOI: 10.1109/77.621781 Document Type: Article |
Times cited : (29)
|
References (14)
|