The Synchronous Data Flow Programming Language Lustre

Proceedings of the IEEE

Volumn 79, Issue 9, 1991, Pages 1305-1320

  Halbwachs, Nicholas ^a   Caspi, Paul ^a   Raymond, Pascal ^a   Pilaud, Daniel ^b  

^a UNIV GRENOBLE ALPES   (France)

^b VERILOG ^*  (France)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMATA THEORY; COMPUTER HARDWARE DESCRIPTION LANGUAGES; COMPUTER OPERATING SYSTEMS - PROGRAM COMPILERS; COMPUTER PROGRAMS; PROCESS CONTROL - COMPUTER APPLICATIONS;

AUTOMATA MINIMIZATION; HARDWARE DESCRIPTION LANGUAGE LUSTRE; REACTIVE SYSTEMS PROGRAMMING; SEQUENTIAL PROGRAM;

COMPUTER SYSTEMS, DIGITAL;

EID: 0026221661     PISSN: 00189219     EISSN: 15582256     Source Type: Journal    
DOI: 10.1109/5.97300     Document Type: Article

References (39)

1. R. Alur, C. Courcoubetis, and D. Dill, “Model checking of real-time systems,” in Fifth IEEE Symp.Ton Logic in Computer Science, 1990.
2. R. Alur and T. A. Henzinger, “A really temporal logic,” in 30th IEEE Symp. on Foundations of Computer Science, 1989.
3. E. A. Ashcroft and W. W. Wadge, LUCID, the dataflow programming language. New York: Academic, 1985.
4. B. Buggiani, P. Caspi, and D. Pilaud, Programming distributed automatic control systems: A language and compiler solution, Tech. Rep. SPECTRE L4, IMAG, Grenoble, France, July 1988.
5. J.-L. Bergerand, “LUSTRE: un langage declaratif pour le temps reel,” master’s thesis, Inst. National Polytechnique de Grenoble, France, 1986.
6. G. Berry “Real time programming: special purpose or general purpose languages,” in IFIP Congress, 1989.
7. A. Bouajjani, J. C. Fernandez, and N. Halbwachs, “Minimal model generation,” in Workshop on Computer-Aided Verification, June 1990.
8. A. Bouajjani, J. C. Fernandez, and N. Halbwachs, “On the verification of safety properties,” Tech. Rep. SPECTRE L12, IMAG, Grenoble, France, Mar. 1990.
9. S. A. Babiker, R. A. Fleming, and R. E. Milne, “A tutorial for LTS” RR 225. 84. 1, Standard Telecommunication Labs., 1984.
10. D. Borrione and C. Le Faou, “Overview of the CASCADE multilevel hardware description language and its mixed mode simulation mechanisms,” in Computer hardware description languages and their applications. Amsterdam, The Netherlands: North Holland, Elsevier Science, 1985.
11. M. Broy, “Functional specification of time sensitive communicating systems,” in REX Workshop, 1989.
12. P. Bertin, D. Roncin, and J. Vuillemin, “Introduction to programmable active memories,” Tech. Rep., Digital Paris Res. Lab., June 1989.
13. E. M. Clarke, E. A. Emerson, and A. P. Sistla, “Automatic verification of finite-state concurrent systems using temporal logic specifications,” TOPLAS, Vol. 8, No. 2, 1986.
14. P. Caspi, D. Pilaud, N. Halbwachs, and J. Plaice, “LUSTRE: A declarative language for programming synchronous systems,” in 14th ACM Symp. on Principles of Programming Languages, Jan. 1987.
15. C. Courcoubetis, M. Vardi, P. Wolper, and M. Yanakakis, “Memory efficient algorithms for the verification of temporal properties,” in Workshop on Computer-Aided Verification, June 1990.
16. J. C. Fernandez, “Aldebaran: un systeme de verification par reduction de processus communicants,” Master’s thesis, Univ.e Joseph Fourier, Grenoble, France, 1988.
17. A-C. Glory, “Verification de proprietes de programmes flots de donnees synchrones,” Master’s Thesis, Univ.e Joseph Fourier, Grenoble, Dec. 1989.
18. N. Halbwachs and F. Lagnier, “An experience in proving regular networks of processes by modular model checking” Tech. Rep. SPECTRE L13, IMAG, Grenoble, France, Mar. 1990.
19. N. Halbwachs, A. Lonchampt, and D. Pilaud, “Describing and designing circuits by means of a synchronous declarative language,” in IFIP Working Conf. “From HDL Descriptions To Guaranteed Correct Circuit Designs,” Sept. 1986.
20. G. J. Holzmann, “On limits and possibilities of automated protocols analysis,” in IFIP WG-6.1 7th. Int. Conf. on Protocol Specification, Testing and Verification. Amsterdam, The Netherlands: North Holland, 1987.
21. D. Harel and A. Pnueli, “On the development of reactive systems,” in Logic and Models of Concurrent Systems, NATO Advanced Study Inst, on Logics and Models for Verification and Specification of Concurrent Systems, New York: Springer Verlag, 1985.
22. N. Halbwachs and D. Pilaud, “Use of a real-time declarative language for systolic array design and simulation,” in International Workshop on Systolic Arrays, July 1986.
23. N. Halbwachs, D. Pilaud, F. Ouabdesselam, and A. C. Glory, “Specifying, programming and verifying real-time systems, using a synchronous declarative language,” in Workshop on automatic verification methods for finite state systems, LNCS 407. New York: Springer Verlag, June 1989.
24. F. Jahanian and A. K. Mok, “Safety analysis of timing properties in real-time systems,” IEEE Trans. Software Eng., Vol. SE-2, 1986.
25. G. Kahn, “The semantics of a simple language for parallel programming,” in IFIP 74 Amsterdam, The Netherlands: North Holland, 1974.
26. J. R. Mc Graw, “The VAL language: Description and analysis,” TOPLAS, Vol. 4, no. 1, Jan. 1982.
27. R. Milner, “Calculi for synchrony and asynchrony,” TCS, Vol. 25, No. 3, July 1983.
28. B. Moszkowski and Z. Manna “Reasoning in interval temporal logic,” in Workshop on Logics of Programs, LNCS 164. New York: Springer Verlag, 1984.
29. D. Pilaud and N. Halbwachs, “From a synchronous declarative language to a temporal logic dealing with multiform time,” in Symp. on Formal Techniques in Real-Time and Fault-Tolerant Systems, LNCS 331, M. Joseph, Ed. New York: Springer Verlag, Sept. 1988.
30. J. A. Plaice, “Semantique et compilation de LUSTRE, un langage declaratif synchrone,” Master's thesis, Inst. National Polytechnique de Grenoble, France, 1988.
31. A. Pnueli, “The temporal logic of programs,” in 18th Symp. on the Foundations of Computer Science, IEEE, 1977.
32. J. A. Plaice and J-B. Saint, “The LUSTRE-ESTEREL portable format,” 1987, INRIA, Sophia Antipolis, France, unpublished report.
33. P. Raymond, “Compilation separee de programmes LUSTRE,” Tech. Rep. SPECTRE LS, !MAG, Grenoble, France, June 1988.
34. V. Roy and R. de Simone, “An AUTOGRAPH Primer,” Tech. Rep. INRIA, May 1989.
35. F. Rocheteau, “Programmation d'un circuit massivement parallele a /'aide d'un langage declarallf synchrone,” Tech. Rep. SPECTRE LIO, !MAG, Grenoble, France, June 1989.
36. J. L. Richier, C. Rodriguez, J. Sifakis, and J. Voiron, “Verification in XESAR of the sliding window protocol,” in IFIP WG-6.I 7th. Int. Conf on Protocol Specification, Testing and Verification Amsterdam, The Netherlands: North Holland, 1987.
37. R. L. Schwartz, P. M. Melliar-Smith, and F. H. Vogt, “An interval logic for higher-level temporal reasonning: Language definition and examples,” Res. Rep. CSL-138, Computer Science Lab., SRI International, Feb. 1983.
38. G. Thuau and D. Pilaud, “Using the declarative language LUSTRE for circuit verification,” in Workshop on Designing Correct Circuits. Oxford, U.K., Sept. 1990.
39. D. Vergamini, “Verification by means of observational equivalence on automata,” Tech. Rep. 501, INRIA, 1986.