Implementation of a gallium arsenide multichip digital circuit operating at 500-1000 MHz clock rates using a Si/Cu/SiO 2 MCM-D technology

IEEE Transactions on Components Packaging and Manufacturing Technology Part B

Volumn 20, Issue 1, 1997, Pages 17-25

  Gilbert, Barry K ^a,b   Randall, Barbara A ^b   Donham, Brent L ^c   Schwab, Daniel J ^b   Benson, Donald C ^d   Tuckerman, David B ^a,d   Goodwin, W Parks ^e  

^a IEEE   (United States)

^b MAYO CLINIC   (United States)

^c Richland College   (United States)

^d FLEXTRONICS INTERNATIONAL   (United States)

^e RAYTHEON COMPANY   (United States)

Author keywords

Digital signal processors; Gallium arsenide integrated circuits; High clock rates; Multichip modules; Power plane noise; Signal integrity; Waveform conformation

Indexed keywords

COPPER; DIGITAL CIRCUITS; DIGITAL SIGNAL PROCESSING; ELECTRIC VARIABLES MEASUREMENT; ELECTRIC WIRE; INTEGRATED CIRCUIT MANUFACTURE; INTEGRATED CIRCUIT TESTING; MICROSTRIP LINES; SEMICONDUCTING GALLIUM ARSENIDE; SILICA; STRIP TELECOMMUNICATION LINES;

GALLIUM ARSENIDE INTEGRATED CIRCUITS; HIGH CLOCK RATES; POWER PLANE NOISE; WAVEFORM CONFORMATION;

MULTICHIP MODULES;

EID: 0031076105     PISSN: 10709894     EISSN: None     Source Type: Journal    
DOI: 10.1109/96.554517     Document Type: Article

References (12)

1. R. L. Thompson, M. J. Degerstrom, E. L. H. Amundsen, P. J. Riemer, M. E. Vickberg, and B. K. Gilbert, "An 8-bit 2.5 gigasample A/D converter multichip module for ail-digital radar receiver for AN/APS 145 radar on Navy E2-C airborne early warning aircraft," in Proc. IEEE Multichip Module Conf. MCMC'96, Santa Cruz, CA, Feb. 4-5, 1996.
2. B. K. Gilbert and W. L. Walters, "Design guidelines for digital multichip modules operating at high system clock rates," Int. J. Microcircuit Electron. Packag., vol. 15, no. 4, pp. 171-182, 1992.
3. T. M. Schaefer, B. A. Randall, G. J. Fokken, D. J. Schwab, J. J. Kacines, L. Roszel, D. Walter, L. Mowatt, and B. K. Gilbert, "A chips-first multichip module implementation of passive and active test coupons utilizing Texas Instruments' high density interconnect technology," IEEE Trans. Comp., Packag., Manufact. Technol., vol. 19, pp. 403-416, May 1996.
4. 2 technology clock rates up to 1 GHz," in Proc. Int. Electron. Packag. Technol. Conf. (IEPS), San Diego, CA, Sept. 1993, vol. 1, pp. 615-627.
5. D. B. Tuckerman and P. A. Mhaskar, "Multichip module having integrated decoupling capacitor," U.S. Patent 5 134 539, July 23, 1992.
6. S. Stephansen, D. Tuckerman, and K. Lynch, "Low cost, high performance silicon-on-silicon multichip modules," in Proc. WESCON/90, Nov. 15, 1990, pp. 728-732,
7. and in Proc. Northcon, Oct. 9-11, 1990, pp. 173-177.
8. T. Takken and D. Tuckerman, "Integral decoupling capacitance reduces multichip module ground bounce," in Proc. IEEE Multi-Chip Module Conf. (MCMC-93). Santa Cruz, CA, Mar. 16-18, 1993, pp. 79-84.
9. P. F. Marella and D. B. Tuckerman, "Prequalification of nCHIP SiCB technology," in Proc. 1992 Int. Conf. Multichip Modules (ICMCM), Denver, CO, Apr. 1-3, 1992, pp. 376-385.
10. N. E. Brathwaite, "High density multichip module assembly using wire bond interconnects," in Proc. Surface Mount Int. Symp., Aug. 25-29, 1992, pp. 67-72.
11. B. K. Gilbert and G. W. Pan, "Signal processors operating at clock rates above 200 MHz," J. Microelectron. Syst. Integration, vol. 1, no. 2, pp. 143-160, 1993.
12. G.-T. Lei, R. W. Techentin, P. R. Hayes, D. J. Schwab, and B. K. Gilbert, "Wave model solution to the ground/power plane noise problem," IEEE Trans. Instrum. Meas., vol. 44, pp. 300-303, Apr. 1995.