-
1
-
-
0016037512
-
-
Optimal decoding of linear block codes for minimizing symbol error rate, 20, pp. 284-287, 1974.
-
L. R. Bahl, J. Cocke, F. Jelinek, and J. Raviv, "Optimal decoding of linear block codes for minimizing symbol error rate," IEEE Trans. Inform. Theory, vol. IT-20, pp. 284-287, 1974.
-
IEEE Trans. Inform. Theory, Vol. IT
-
-
Bahl, L.R.1
Cocke, J.2
Jelinek, F.3
Raviv, J.4
-
2
-
-
0017922440
-
-
Efficient maximum likelihood decoding on linear block codes using a trellis, 24, pp. 76-80, Jan. 1978.
-
J. K. Wolf, "Efficient maximum likelihood decoding on linear block codes using a trellis," IEEE Trans. Inform. Theory, vol. IT-24, pp. 76-80, Jan. 1978.
-
IEEE Trans. Inform. Theory, Vol. IT
-
-
Wolf, J.K.1
-
4
-
-
84941860379
-
-
Coset codes-Part II: Binary lattices and related codes, vol. 34, pp. 1152-1187, 1988.
-
G. D. Forney, Jr., "Coset codes-Part II: Binary lattices and related codes," IEEE Trans. Inform. Theory, vol. 34, pp. 1152-1187, 1988.
-
IEEE Trans. Inform. Theory
-
-
Forney Jr., G.D.1
-
5
-
-
0024078703
-
-
Minimal trellises for block codes, vol. 34, pp. 1049-1053, Sept. 1988.
-
D. J. Muder, "Minimal trellises for block codes," IEEE Trans. Inform. Theory, vol. 34, pp. 1049-1053, Sept. 1988.
-
IEEE Trans. Inform. Theory
-
-
Muder, D.J.1
-
6
-
-
0027233245
-
-
Bounds on the trellis size of linear block codes, vol. 39, 1993.
-
Y. Berger and Y. Be'ery, "Bounds on the trellis size of linear block codes," IEEE Trans. Inform. Theory, vol. 39, 1993.
-
IEEE Trans. Inform. Theory
-
-
Berger, Y.1
Be'Ery, Y.2
-
7
-
-
0027596646
-
-
T. Takata, T. Fujiwara, and S. Lin, On the optimum bit orders with respect to the state complexity of trellis diagrams of binary linear codes, vol. 39, Jan. 1993.
-
T. Kasami, T. Takata, T. Fujiwara, and S. Lin, "On the optimum bit orders with respect to the state complexity of trellis diagrams of binary linear codes," IEEE Trans. Inform. Theory, vol. 39, Jan. 1993.
-
IEEE Trans. Inform. Theory
-
-
Kasami, T.1
-
8
-
-
0027596646
-
-
On complexity of trellis structure of linear block codes, vol. 39, no. 3, pp. 1057-1064, May 1993.
-
_, "On complexity of trellis structure of linear block codes," IEEE Trans. Inform. Theory, vol. 39, no. 3, pp. 1057-1064, May 1993.
-
IEEE Trans. Inform. Theory
-
-
-
9
-
-
0027659345
-
-
On structural complexity of the L-section minimal trellis diagrams for binary linear block codes, 76-A, no. 9, pp. 1411-1421, Sept. 1993.
-
_, "On structural complexity of the L-section minimal trellis diagrams for binary linear block codes," IEICE Trans. Fundamentals of Electron., Commun., Computer Sci., vol. E76-A, no. 9, pp. 1411-1421, Sept. 1993.
-
IEICE Trans. Fundamentals of Electron., Commun., Computer Sci., Vol. E
-
-
-
10
-
-
33747678273
-
-
On branch labels of parallel components of the L-section mnimal trellis diagrams for binary linear block codes, 77-A, no. 6, pp. 1058-1068, June 1994.
-
_, "On branch labels of parallel components of the L-section mnimal trellis diagrams for binary linear block codes," IEICE Trans. Fundamentals Electron., Commun., Computer Sci., vol. E77-A, no. 6, pp. 1058-1068, June 1994.
-
IEICE Trans. Fundamentals Electron., Commun., Computer Sci., Vol. E
-
-
-
11
-
-
0027668052
-
-
The dynamics of group codes: State spaces, trellis diagrams and canonical encoders, vol. 39, no. 5, pp. 1491-1513, Sept. 1993.
-
G. D. Forney, Jr. and M. D. Trott, "The dynamics of group codes: State spaces, trellis diagrams and canonical encoders," IEEE Trans. Inform. Theory, vol. 39, no. 5, pp. 1491-1513, Sept. 1993.
-
IEEE Trans. Inform. Theory
-
-
Forney Jr., G.D.1
Trott, M.D.2
-
12
-
-
0028388409
-
-
Maximum likelihood soft-decision decoding of BCH Codes, vol. 40, Mar. 1994.
-
A. Vardy and Y. Be'ery, "Maximum likelihood soft-decision decoding of BCH Codes," IEEE Trans. Inform. Theory, vol. 40, Mar. 1994.
-
IEEE Trans. Inform. Theory
-
-
Vardy, A.1
Be'Ery, Y.2
-
13
-
-
0028547151
-
-
Dimension/length profiles and trellis complexity of linear block codes, vol. 40, no. 6, pp. 1741-1751, Nov. 1994.
-
G. D. Forney, Jr., "Dimension/length profiles and trellis complexity of linear block codes," IEEE Trans. Inform. Theory, vol. 40, no. 6, pp. 1741-1751, Nov. 1994.
-
IEEE Trans. Inform. Theory
-
-
Forney Jr., G.D.1
-
14
-
-
0028547248
-
-
Dimension/length profiles and trellis complexity of lattices, vol. 40, no. 7, pp. 1753-1772, Nov. 1994.
-
_, "Dimension/length profiles and trellis complexity of lattices," IEEE Trans. Inform. Theory, vol. 40, no. 7, pp. 1753-1772, Nov. 1994.
-
IEEE Trans. Inform. Theory
-
-
-
15
-
-
33747732328
-
-
Trellises old and new, in 1994, pp. 115-128.
-
_, "Trellises old and new," in Communications and Cryptography, R. E. Blahut, D. J. Costello, U. Maurer, and T.M Mittelholzer, Eds. Norwell, MA: Kluwer, 1994, pp. 115-128.
-
Communications and Cryptography, R. E. Blahut, D. J. Costello, U. Maurer, and T.M Mittelholzer, Eds. Norwell, MA: Kluwer
-
-
-
16
-
-
0028756904
-
-
and S. Lin, On the labeling of minimal trellises for linear block codes, in 1994, Institution of Engineers, Australia, vol. 1, pp. 33-38.
-
H. T. Moorthy and S. Lin, "On the labeling of minimal trellises for linear block codes," in Proc. Int. Symp. Inform. Theory and Its Applications 1994, Institution of Engineers, Australia, vol. 1, pp. 33-38.
-
Proc. Int. Symp. Inform. Theory and Its Applications
-
-
Moorthy, H.T.1
-
17
-
-
0029276653
-
-
Asymptotically good codes have infinite trellis complexity, vol. 41, no. 2, pp. 555-559, Mar. 1995.
-
A. Lafourcade and A. Vardy, "Asymptotically good codes have infinite trellis complexity," IEEE Trans. Inform. Theory, vol. 41, no. 2, pp. 555-559, Mar. 1995.
-
IEEE Trans. Inform. Theory
-
-
Lafourcade, A.1
Vardy, A.2
-
18
-
-
0029271967
-
-
On the trellis complexity of linear block codes, vol. 41, no. 2, pp. 559-560, Mar. 1995.
-
O. Ytrehus, "On the trellis complexity of linear block codes," IEEE Trans. Inform. Theory, vol. 41, no. 2, pp. 559-560, Mar. 1995.
-
IEEE Trans. Inform. Theory
-
-
Ytrehus, O.1
-
19
-
-
0029341338
-
-
Trellis-oriented decomposition and trellis complexity of composite-length cyclic codes, vol. 41, no. 5, pp. 1185-1191, July 1995.
-
Y. Berger and Y. Be'ery, "Trellis-oriented decomposition and trellis complexity of composite-length cyclic codes," IEEE Trans. Inform. Theory, vol. 41, no. 5, pp. 1185-1191, July 1995.
-
IEEE Trans. Inform. Theory
-
-
Berger, Y.1
Be'Ery, Y.2
-
20
-
-
0029407106
-
-
On the trellis structure of block codes, vol. 41, no. 6, pp. 1924-1937, Nov. 1995.
-
F. R. Kschischang and V. Sorokine, "On the trellis structure of block codes," IEEE Trans. Inform. Theory, vol. 41, no. 6, pp. 1924-1937, Nov. 1995.
-
IEEE Trans. Inform. Theory
-
-
Kschischang, F.R.1
Sorokine, V.2
-
21
-
-
0029409022
-
-
Lower bounds on trellis complexity of block codes, vol. 41, no. 6, pp. 1924-1937, Nov. 1995.
-
A. Lafourcade and A. Vardy, "Lower bounds on trellis complexity of block codes," IEEE Trans. Inform. Theory, vol. 41, no. 6, pp. 1924-1937, Nov. 1995.
-
IEEE Trans. Inform. Theory
-
-
Lafourcade, A.1
Vardy, A.2
-
22
-
-
84876706591
-
-
Optimal sectionalization of a trellis
-
_, "Optimal sectionalization of a trellis," submitted for publication.
-
Submitted for Publication.
-
-
-
24
-
-
33747737505
-
-
H. Yamamoto, T. Kasami, and S. Lin, A recursive maximum likelihood decoding procedure for a linear block code using a sectionalized trellis diagram and its optimization, in
-
T. Fujiwara, H. Yamamoto, T. Kasami, and S. Lin, "A recursive maximum likelihood decoding procedure for a linear block code using a sectionalized trellis diagram and its optimization," in Proc. 23rd Annual Allerton Conf. Commun., Control and Computing, Allerton House, Monitcello, IL, Oct. 4-6, 1995, submitted for publication.
-
Proc. 23rd Annual Allerton Conf. Commun., Control and Computing, Allerton House, Monitcello, IL, Oct. 4-6, 1995, Submitted for Publication.
-
-
Fujiwara, T.1
-
25
-
-
84876706591
-
-
T. Kasami, R. M. Zaragoza, and S. Lin, The state complexity of trellis diagrams for a class of generalized concatenated codes
-
T. Fujiwara, T. Kasami, R. M. Zaragoza, and S. Lin, "The state complexity of trellis diagrams for a class of generalized concatenated codes," submitted for publication.
-
Submitted for Publication.
-
-
Fujiwara, T.1
-
26
-
-
0026981415
-
-
A 140-Mb/s, 32-state, Radix-4 Viterbi decoder, vol. 27, Dec. 1992.
-
P. J. Black and T. H. Meng, "A 140-Mb/s, 32-state, Radix-4 Viterbi decoder," IEEE J. Solid-State Circuits, vol. 27, Dec. 1992.
-
IEEE J. Solid-State Circuits
-
-
Black, P.J.1
Meng, T.H.2
-
27
-
-
0023995238
-
-
Locally connected VLSI architectures for the Viterbi algorithm, vol. 6., pp. 526-537, Apr. 1988.
-
P. G. Gulak and T. Kailath, "Locally connected VLSI architectures for the Viterbi algorithm," IEEE J. Select. Areas Commun., vol. 6., pp. 526-537, Apr. 1988.
-
IEEE J. Select. Areas Commun.
-
-
Gulak, P.G.1
Kailath, T.2
-
28
-
-
0003734035
-
-
The subtleties and intricacies of building a constraint length 15 convolutional decoder, vol. 40, no. 12, pp. 1810-1819, Dec. 1992.
-
O. M. Collins, "The subtleties and intricacies of building a constraint length 15 convolutional decoder," IEEE Trans. Commun., vol. 40, no. 12, pp. 1810-1819, Dec. 1992.
-
IEEE Trans. Commun.
-
-
Collins, O.M.1
-
29
-
-
33747648788
-
-
Soft-decision Viterbi decoding of the (32,16) Reed-Muller code and its VLSI implementation
-
B. S. Vishwanath, "Soft-decision Viterbi decoding of the (32,16) Reed-Muller code and its VLSI implementation," M.S. thesis, Department of Electrical Engineering, University of Hawaii at Manoa, Aug. 1993.
-
M.S. Thesis, Department of Electrical Engineering, University of Hawaii at Manoa, Aug. 1993.
-
-
Vishwanath, B.S.1
-
30
-
-
0024716013
-
-
Parallel Viterbi algorithm implementation: breaking the ACS-bottleneck, vol. 37, no. 8, pp. 785-789. Aug. 1989.
-
G. Fettweis and H. Meyr, "Parallel Viterbi algorithm implementation: breaking the ACS-bottleneck," IEEE Trans. Commun., vol. 37, no. 8, pp. 785-789. Aug. 1989.
-
IEEE Trans. Commun.
-
-
Fettweis, G.1
Meyr, H.2
-
31
-
-
33747731074
-
-
G. T. Uehara, E. Nakamura, and W. P. Chu, Circuit design approaches for implementation of a subtrellis IC for Reed-Muller subcode
-
S. Lin, G. T. Uehara, E. Nakamura, and W. P. Chu, "Circuit design approaches for implementation of a subtrellis IC for Reed-Muller subcode," NASA Tech. Rep. 96-001, Feb. 1996.
-
NASA Tech. Rep. 96-001, Feb. 1996.
-
-
Lin, S.1
-
32
-
-
0024875926
-
-
A block processing method for designing high-speed Viterbi detectors, in vol. 2., June 1989, pp. 1096-1100.
-
H. Thapar and J. Cioffi, "A block processing method for designing high-speed Viterbi detectors," in Proc. ICC, vol. 2., June 1989, pp. 1096-1100.
-
Proc. ICC
-
-
Thapar, H.1
Cioffi, J.2
-
33
-
-
0029252075
-
-
A 210 Mb/s Radix-4 Bit-level pipelined Viterbi decoder, in
-
A. K. Yeung and J. M. Rabaey, "A 210 Mb/s Radix-4 Bit-level pipelined Viterbi decoder," in ISSCC 1995 Dig. Tech. Papers, San Francisco, CA, Feb. 1995.
-
ISSCC 1995 Dig. Tech. Papers, San Francisco, CA, Feb. 1995.
-
-
Yeung, A.K.1
Rabaey, J.M.2
|