Optimization of high-speed VLSI interconnects: A review (invited article)

International Journal of Microwave and Millimeter-Wave Computer-Aided Engineering

Volumn 7, Issue 1, 1997, Pages 83-107

  Zhang, Qi Jun ^a   Wang, Fang ^a   Nakhla, Michel ^a  

^a CARLETON UNIVERSITY   (Canada)

Author keywords

High speed VLSI; Interconnects; Modeling; Optimization; Simulation; Transmission lines

Indexed keywords

EID: 0030782565     PISSN: 10501827     EISSN: None     Source Type: Journal    
DOI: 10.1002/(SICI)1522-6301(199701)7:1<83::AID-MMCE6>3.0.CO;2-K     Document Type: Review

References (79)

1. M. S. Nakhla and Q. J. Zhang (Eds.), Modeling and Simulation of High-Speed VLSI Interconnects, Kluwer, Boston, MA, 1994.
2. H. Hasegawa and S. Seki, "Analysis of Interconnection Delay on Very High-Speed LSI/VLSI Chips Using a Microstrip Line Model," IEEE Trans. Electron Devices, Vol. ED-31, 1984, pp. 1954-1960.
3. A. Djordjevic, T. Sarkar, and R. Harrington, "Analysis of Lossy Transmission Lines with Arbitrary Nonlinear Terminal Networks," IEEE Trans. Microwave Theory Tech., Vol. MTT-34, 1986, pp. 660-666.
4. F. Chang, "The Generalized Method of Characteristics for Waveform Relaxation Analysis of Lossy Coupled Transmission Lines," IEEE Trans. Microwave Theory Tech., Vol. MTT-37, 1989, pp. 2028-2038.
5. R. Wang and O. Wing, "A Circuit Model of a System of VLSI Interconnects for Time Response Computation," IEEE Trans. Microwave Theory Tech., Vol. MTT-39, 1991, pp. 688-693.
6. W. W. M. Dai (Ed.), IEEE Trans. Circuits Syst. Part I. Special Issue on Modeling Simulation and Electrical Design of High-Speed High-Density Interconnects, Vol. CAS-39, Nov. 1992.
7. E. Chiprout and M. S. Nakhla, Asymptotic Waveform Evaluation and Moment Matching for Interconnect Analysis, Kluwer, Boston, MA, 1994.
8. Q. J. Zhang, S. Lum, and M. S. Nakhla, "Minimization of Delay and Crosstalk in High-Speed VLSI Interconnects," IEEE Trans. Microwave Theory Tech., Vol. MTT-40, 1992, pp. 1555-1563.
9. R. Liu, Q. J. Zhang, and M. S. Nakhla, "A Frequency-Domain Approach to Performance Optimization of High-Speed VLSI Interconnects," IEEE Trans. Microwave Theory Tech., Vol. MTT-40, 1992, pp. 2403-2411.
10. T. Rahal-Arabi and R. Suarez-Gartner, "A Frequency-Domain Technique for the Optimization of the Electrical Performance of High-Speed Multiconductor Transmission Line Networks in VLSI Regimes," IEEE Trans. Circuits Syst., Vol. CAS-40, 1993, pp. 262-269.
11. S. Pullela, N. Menezes, and L. Pillage, "Skew and Delay Optimization for Reliable Buffered Clock Trees," in Proc. IEEE Int. Conf. Computer-Aided Design, Santa Clara, CA, Nov. 1993, pp. 556-562.
12. Y. Wei, Q. J. Zhang, and M. S. Nakhla, "Multilevel Optimization of High-Speed VLSI Interconnect Networks by Decomposition," IEEE Trans. Microwave Theory Tech., Vol. MTT-42, 1994, pp. 1638-1650.
13. R. Achar, M. S. Nakhla, and Q. J. Zhang, "Moment-Matching Techniques for Transient Analysis of High-Speed VLSI Interconnects with Full Wave Model," in Proc. IEEE Int. Conf. Computer-Aided Design, San Jose, CA, Nov. 1995, p. 1C.3.
14. K. Mihan, B. Stacey, M. S. Nakhla, and Q. J. Zhang, "Concurrent Thermal and Electrical Optimization of High-Speed Packages and Systems," in INTERpack: ASME International Intersoctety Electronic Packaging Conference, Lahaina, Hawaii, March 1995, pp. 221-227.
15. R. Achar, M. S. Nakhla, and Q. J. Zhang, "Addressing High-Frequency Effects in VLSI Interconnects with Full-Wave Model and CFH," in Proc. European Microwave Conf., Bologna, Italy, Sept. 1995, pp. 820-823.
16. J. Rubinstein, P. Penfield, and N. A. Horowitz, "Signal Delay in RC Tree Networks," IEEE Trans. Computer-Aided Design, Vol. CAD-2, 1983, pp. 202-211.
17. A. R. Djordjevic, T. K. Sarkar, and R. F. Harrington, "Time-Domain Response of Multiconductor Transmission Lines," Proc. IEEE, Vol. 75, June 1987, pp. 743-764.
18. C. Ho, A. Ruehli, and P. Brennan, "The Modified Nodal Approach to Network Analysis," IEEE Trans. Circuits Syst., Vol. CAS-22, 1975, pp. 504-509.
19. A. E. Ruehli, "Equivalent Circuit Models for Three-Dimension Multiconductor Systems," IEEE Trans. Microwave Theory Tech., Vol. MTT-22, 1974, pp. 216-221.
20. H. Heeb and A. E. Ruehli, "Three-Dimensional Interconnect Analysis Using Partial Element Equivalent Circuits," IEEE Trans. Circuit Syst. I, Vol. CAS-39, 1992, pp. 974-982.
21. A. Djordjevic, R. Harrington, and T. Sarkar, Matrix Parameters of Multiconditctor Transmission Lines, Artech House, Boston, MA, 1989.
22. C. Walker, Capacitance, Inductance and Crosstalk Analysis, Artech House, Boston, MA, 1990.
23. R. Griffith and M. S. Nakhla, "Time Domain Analysis of Lossy Coupled Transmission Lines," IEEE Trans. Microwave Theory Tech., Vol. MTT-38, 1990, pp. 1480-1487.
24. Q. Zhu, W. W. M. Dai, and J. G. Xi, "Optimal Sizing of High-Speed Clock Networks Based on Distributed RC and Lossy Transmission Line Models," in Proc. Int. Conf. Computer-Aided Design, Santa Clara, CA, Nov. 1993, pp. 628-633.
25. J. Vlach, J. A. Barby, A. Vannelli, T. Talkhan, and C. J. Shi, "Group Delay as an Estimate of Delay in Logic," IEEE Trans. Computer-Aided Design, Vol. CAD-10, 1991, pp. 949-953.
26. N. Menezes, A. Balivada, S. Pullela, and L. Pillage, "Skew Reduction in Clock Trees Using Wire Width Optimization," in Proc. Custom Integrated Circuits Conf., San Diego, CA, May 1993, pp. 9.6.1-9.6.4.
27. J. Lillis, C. Cheng, and T. Lin, "Optimal Wire Sizing and Buffer Insertion for Low Power and a Generalized Delay Model," in Proc. Int. Conf. on Computer-Aided Design, San Jose, CA, Nov. 1995, p. 2D.2.
28. R. Gupta and L. Pileggi, "Otter: Optimal Termination of Transmission Lines Excluding Radiation," in Proc. Design Automation Conference, San Diego, CA, June 1994, pp. 640-645.
29. R. Gupta and L. Pileggi, "Constrained Multivariable Optimization of Transmission Lines with General Topologies," in Proc. Int. Conf. on Computer-Aided Design, San Jose, CA, Nov. 1995, p. 2D.1.
30. J. Williamson, M. S. Nakhla, Q. J. Zhang, and P. V. der Puije, "Ground Noise Minimization in Integrated Circuit Packages through Pin Assignment Optimization," IEEE Trans. Components, Packaging Manufact. Technol., Vol. CPMT-19, 1996, pp. 361-371.
31. L. H. Zhang and Q. J. Zhang, "Optimal Pin Assignment for Ground Noise Minimization in IC Packages and Connectors," in Proc. IEEE Electronic Components and Technology Conference, Orlando, FL, May 1996, pp. 761-764.
32. N. Menezes, R. Baldick, and L. Pillage, "A Sequential Quadratic Programming Approach to Concurrent Gate and Wire Sizing," in Proc. Int. Conf. Computer-Aided Design, San Jose, CA, Nov. 1995, p. 2D.3.
33. S. S. Sapatnekar, "RC Interconnect Optimization under the Elmore Delay Model," in Proc. Design Automation Conference, San Diego, CA, June 1994, pp. 387-391.
34. Q. J. Zhang and M. S. Nakhla, "Statistical Simulation and Optimization of VLSI Interconnects," Int. J. Analog Integrated Circuits and Signal Processing, Special Issue on High-Speed Interconnects, Vol. 5, 1994, pp. 95-106.
35. R. Fried, "Termination Circuits for Reducing Reflections and Crosstalk," IEEE Trans. Circuit Syst. I, Vol. CAS-42, 1995, pp. 1017-1020.
36. J. Fishburn and C. Schevon, "Shaping a Distributed-RC Line to Minimize Elmore Delay," IEEE Trans. Circuits Syst. I, Vol. CAS-42, 1995, pp. 1020-1022.
37. J. W. Bandler and Q. J. Zhang, "Optimization Techniques for Modeling, Diagnosis and Tuning," in T. Ozawa (Ed.), Analog Methods for Computer-Aided Circuit Analysis and Diagnosis, Marcel Dekker, New York, 1988, Chap. 14.
38. J. Cong and K. S. Leung, "Optimal Wiresizing under the Distributed Elmore Delay Model," in Proc. Int. Conf. Computer-Aided Design, Santa Clara, CA, Nov. 1993, pp. 634-639.
39. J. W. Bandler, W. Kellermann, and K. Madsen, "A Superlinearly Convergent Minimax Algorithm for Microwave Circuit Design," IEEE Trans. Microwave Theory Tech., Vol. MTT-33, 1985, pp. 1519-1530.
40. S. Lum, M. S. Nakhla, and Q. J. Zhang, "Sensitivity Analysis of Lossy Coupled Transmission Lines," IEEE Trans. Microwave Theory Tech., Vol. MTT-39, 1991, pp. 2089-2099.
41. J. Y. Lee, X. Huang, and R. A. Rohrer, "Pole and Zero Sensitivity Calculation in Asymptotic Wave-form Evaluation," IEEE Trans. Computer-Aided Design, Vol. CAD-11, 1992, pp. 586-597.
42. N. Liu, M. S. Nakhla, and Q. J. Zhang, "Time Domain Sensitivity of High-Speed VLSI Interconnects," Int. J. Circuit Theory Appl., Vol. 22, 1994, pp. 479-511.
43. S. Lum, M. S. Nakhla, and Q. J. Zhang, "Sensitivity Analysis of Lossy Coupled Transmission Lines with Nonlinear Terminations," IEEE Trans. Microwave Theory Tech., Vol. MTT-42, 1994, pp. 607-615.
44. A. E. Ruehli, P. K. Wolff, and G. Goertzel, "Analytical Power/Timing Optimization Technique for Digital System," in Proc. Design Automation Conference, New Orleans, LA, June 1977.
45. L. Pillage and R. Rohrer, "Asymptotic Waveform Evaluation for Timing Analysis," IEEE Trans. Computer-Aided Design, Vol. CAD-9, 1990, pp. 352-366.
46. R. Griffith, E. Chiprout, Q. J. Zhang, and M. S. Nakhla, "A CAD Framework for Simulation and Optimization of High-Speed VLSI Interconnects," IEEE Trans. Circuits Syst. I, Vol. CAS-39, 1992, pp. 893-906.
47. R. Griffith, Q. J. Zhang, and M. S. Nakhla, "Parallel Time Domain Analysis and Optimization of High-Speed VLSI Interconnects," in Proc. SIAM Conf. Parallel Processing for Scientific Computing, Norfolk, VA, March 1993, pp. 225-227.
48. J. Vlach and K. Singhal, Computer Methods for Circuit Analysis and Design, Van Nostrand Reinhold, New York, 1990.
49. J. W. Bandler and Q. J. Zhang, "An Automatic Decomposition Approach to Optimization of Large Microwave Systems," IEEE Trans. Microwave Theory Tech., Vol. MTT-35, 1987, pp. 1231-1239.
50. K. Low and S. Director, "A New Methodology for the Design Centering of IC Fabrication Process," IEEE Trans. Computer-Aided Design, Vol. CAD-10, 1991, pp. 895-903.
51. R. Biernacki, J. W. Bandler, J. Song, and Q. J. Zhang, "Efficient Quadratic Approximation for Statistical Design," IEEE Trans. Circuits Syst., Vol. CAS-36, 1989, pp. 1449-1454.
52. J. A. Barby, J. Vlach, and K. Singhal, "Polynomial Splines for MOSFET Model Approximation," IEEE Trans. Computer-Aided Design, Vol. CAD-7, 1988, pp. 557-567.
53. P. Meijer, "Fast and Smooth Highly Nonlinear Multidimensional Table Models for Device Modelling," IEEE Trans. Circuits Syst., Vol. CAS-37, 1990, pp. 335-346.
54. Q. J. Zhang and M. S. Nakhla, "Signal Integrity Analysis and Optimization of VLSI Interconnects Using Neural Network Models," in Proc. IEEE International Symp. Circuits and Systems, London, England, 1994, pp. 459-462.
55. A. H. Zaabab, Q. J. Zhang, and M. S. Nakhla, "Neural Network Modeling Approach to Circuit Optimization and Statistical Design," IEEE Trans. Microwave Theory Tech., Vol. MTT-43, 1995, pp. 1349-1358.
56. H. F. Liao, W. W. M. Dai, R. Wang, and F. Y. Chang, "S-Parameter Based Macro Model of Distributed-Lumped Networks Using Exponentially Decayed Polynomial Function," in Proc. 30th ACM/IEEE Design Automation Conf., 1993, pp. 726-731.
57. A. Veluswami, "Neural Network-Based CAD for High-Speed Interconnects and Monolithic Inductors," Master's thesis, Carleton University, Ottawa, Canada, Nov. 1995.
58. A. H. Zaabab, Q. J. Zhang, and M. S. Nakhla, "Analysis and Optimization of Microwave Circuits and Devices Using Neural Network Models," in IEEE Int. Microwave Symp. Digest, San Diego, CA, May 1994, pp. 393-396.
59. A. H. Zaabab, Q. J. Zhang, and M. S. Nakhla, "Application of Neural Networks in Circuit Analysis," in Proc. IEEE Int. Conf. Neural Networks, Perth, Australia, Nov. 1995, pp. 423-426.
60. D. E. Rumelhart, G. E. Hinton, and R. J. Williams, "Learning Internal Representations by Error Propagation," in D. E. Rumelhart and J. L. McClelland (Eds.), Parallel Distributed Processing, MIT Press, Cambridge, MA, 1986, Vol. I, pp. 318-362.
61. R. A. Jacobs, "Increased Rate of Convergence through Learning Rate Adaptation," Neural Networks, Vol. 1, 1988, pp. 295-307.
62. R. Battiti, "First and Second-Order Methods for Learning: Between Steepest Descent and Newton's Method," Neural Comput., Vol. 4, 1992, pp. 141-166.
63. F. Wang and Q. J. Zhang, "An Adaptive and Fully Sparse Training Approach for Multilayer Perceptrons," in Proc. Int. Conf. Neural Networks, Washington, DC, June 1996, pp. 102-106.
64. R. Spence and R. S. Soin, Tolerance Design of Electronic Circuits, Addison-Wesley, Wokingham, England, 1988.
65. B. C. Wadell, Transmission Line Design Handbook, Artech House, Norwood, MA, 1991.
66. T. Mikazuki and N. Matsui, "Statistical Design Techniques for High-Speed Circuit Boards with Correlated Structure Distribution," IEEE Trans. Components, Hybrids, Manufact. Technol., Vol. CHMT-14,1991, pp. 512-517.
67. J. W. Bandler and S. H. Chen, "Circuit Optimization: The State-of-the-Art," IEEE Trans. Microwave Tlieory Tech., Vol. MTT-36, 1988, pp. 424-443.
68. Q. J. Zhang and M. S. Nakhla, "Yield Analysis and Optimization of VLSI interconnects in Multichip Modules," in Proc. IEEE Multichip Module Conference, Santa Cruz, CA, March 1993, pp. 160-163.
69. Optimization Systems Associations Inc., OSA90 Version 3.0, P.O. Box 8083, Dundas, Ontario, Canada L9H 5E7.
70. D. G. Liu, V. Phanilatha, Q. J. Zhang, and M. S. Nakhla, "Asymptotic Thermal Analysis of Electronic Packages and Printed Circuit Boards," IEEE Trans. Components, Packaging Manufact. Technol. Pt. A, Vol. CPMT-18, Dec. 1995, pp. 781-787.
71. V. Phanilatha, M. S. Nakhla, Q. J. Zhang, and D. G. Liu, "Finite Element Transient Thermal Analysis of Electronic Boards and Packages Using Moment-Matching Techniques," in Proc. ITHERM, Orlando, FL, May 1996, pp. 391-398.
72. R. Tsay, "Exact Zero Skew Clock Routing Algorithm," IEEE Trans. Computer-Aided Design, Vol. CAD-12, 1993, pp. 242-249.
73. J. P. Fishburn, "Clock Skew Optimization," IEEE Trans. Comput., Vol. C-39, 1990, pp. 945-951.
74. K. Mihan, B. Stacey, and T. Montor, "Interdisciplinary Design Optimization for High-Speed Packages and Interconnects," in Proc. Canadian Conf. Electrical and Computer Eng., Montreal, Quebec, Sept. 1995, pp. 389-395.
75. Y. Hiruta, N. Hirano, and T. Sudo, "Optimized Ground Pin Assignment in a Multilayer Package to Minimize the Simultaneous Switching Noise," in Proc. IMC, Yokohama, Japan, June 1992, pp. 435-440.
76. Interconnectix Inc., IS-Optimizer, 10220 SW Nimbus Ave., Portland, OR 97223.
77. Savantage Inc., Savansys, 3925 W. Braker Lane, Suite 325, Austin, TX 78759.
78. UNICAD Ltd., Unisolve, 2745 Iris Str., Ottawa, Ont. K2C 3V5, Canada.
79. J. W. Bandler, R. M. Biernacki, S. H. Chen, P. A. Grobelny, and R. H. Hemmers, "Space Mapping Technique for Electromagnetic Optimization," IEEE Trans. Microwave Theory Tech., Vol. MTT-42, Dec. 1994, pp. 2536-2544.