Low power design of FSMs by state assignment and disabling self-loops

Conference Proceedings of the EUROMICRO

Volumn , Issue , 1997, Pages 323-330

  Koegst, Manfred ^a   Franke, Gunter ^b   Rulke, Steffen ^a   Feske, Klaus ^a  

^a FRAUNHOFER INSTITUTE FOR INTEGRATED CIRCUITS IIS   (Germany)

^b UNIVERSITY OF APPLIED SCIENCES DRESDEN   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

LOW-POWER DESIGN; PATTERN SEQUENCES; PRIMARY INPUTS; STATE ENCODING; SWITCHING ACTIVITIES;

ELECTRIC POWER SUPPLIES TO APPARATUS; STATE ASSIGNMENT; ELECTRIC NETWORK SYNTHESIS; ENCODING (SYMBOLS); LOGIC DESIGN;

INFORMATION TECHNOLOGY; SEQUENTIAL MACHINES;

DISABLING SELF LOOPS; PATTERN SEQUENCE;

EID: 0030678923     PISSN: 10896503     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EURMIC.1997.617303     Document Type: Conference Paper

References (17)

1. Alidina,M.; MonteiroJ.; Devadas,S.; Ghosh,A.; Papaefthymiou.M.: Precomputation-Based Sequential Logic Optimization for Low Power. IEEE Transactions on VLSI Systems, Dec. 1994, pp. 426-436.
2. Benini,L.; De Micheli.G.: State Assignment for Low Power Dissipation. IEEE Journal for Solid-State Circuits, Vol. 30, No. 3, March 95, pp. 3240.
3. Benini.L.; De Micheli,G.: Automatic Synthesis of Low Power Gated-Clock Finite-State Maschines. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol.15, No.6, June 1996, pp. 630-642.
4. Benini.L.; Siegel.R; de Micheli.G.: Saving Power by Synthesizing Gate Clocks for Sequential Circuits. IEEE Design &Test of Computers, 1994, pp. 32-94.
5. Chandrakasan,A.; Potkonjak,M.; RabaeyJ.; Brodersen,R.: HYPER-LP: A System for Power Minimization Using Architectural Transformations. International Conference on Computer-Aided Design, 1992, pp. 300-303.
6. Hachtel,G. et al. : Re-encoding sequential cir-cuits to reduce power dissipation. Int. Workshop on Low-Power Design, Napa, April 1994, pp. 6973.
7. Iman.S.; Pedram.M.; Logic Extraction and Fac-torization for Low Power. 32th DAC, 1995, pp. 248-253.
8. Koegst,M.; Franke,G.; Feske,K.: State Assignment for FSM Low Power Design. EURO-DAC 96, September 16-20, 1996, pp. 28-33.
9. Franke,G.; Koegst.M.; Feske,K.: Reduktion der Leistungsaufnahme durch Zustandscodierung und Abschaltung von Schlingen in Automaten
10. E. I. S.-Workshop, April, 8-9, 1997, Hamburg, Germany, pp. 87-97.
11. MonteiroJ.; KukulaJ.; Devadas.S.; Neto,H: Bitwise Encoding of Finite State Machines. International Conference on VLSI Design, January 1994, pp. 379-382.
12. MonteiroJ.; Devadas.S.: Techniques for the Power Estimation of Sequential Logic Circuits Under User-Specified Input Sequences and Programs. Int. Symp. on Low Power Design, Laguna Beach, California, Apr. 1995.
13. RabaeyJ.M.; Pedram.M.: Low Power Design Methodologies. Kluwer Academic Publishers, Boston/Dortrecht/London, 1996.
14. Roy.K.; Prasad,S.C: Circuit Activity Based Logic Synthesis for Low Power Reliable Opera-tions.IEEE Transactions on VLSI Systems, Vol.1, No.4, Dec. 1993, pp. 503-513
15. Schneider.P.H.; Schlichtmann.U.; Antreich.KJ.: A New Power Estimation Technique with Application to Decomposition of Boolean Functions for Low Power. EURO-DAC 1994, pp. 388-393.
16. Tsui,C-Y; MonteiroJ.; Pedram,M.; Devadas.S.; Despain,A.; Lin.B.: Power Estimation for Sequential Logic Circuits. IEEE Transactions on VLSI Systems, Vol.3, No.3, September 1995, pp. 404-416.
17. Tsui,C; Pedram,M.; Despain,A.: Exact and Approximate Methods for Calculating Signal and Transition Probabilities in FSMs. 31th DAC 1994, pp. 18-23.