메뉴 건너뛰기




Volumn 16, Issue 1, 1997, Pages 6-19

Transmission line synthesis via constrained multivariable optimization

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTER AIDED DESIGN; ELECTRIC NETWORK TOPOLOGY; ELECTRIC WIRE; FREQUENCY DOMAIN ANALYSIS; OPTIMIZATION;

EID: 0030644627     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.559328     Document Type: Article
Times cited : (16)

References (25)
  • 3
    • 0026943309 scopus 로고    scopus 로고
    • Interconnect simulation with asymptotic waveform evaluation
    • vol. 39, no. 11, pp. 869-878, Nov. 1992.
    • J. E. Bracken, V. Raghavan, and R. A. Rohrer, "Interconnect simulation with asymptotic waveform evaluation," IEEE Trans. Circuits Syst. I, vol. 39, no. 11, pp. 869-878, Nov. 1992.
    • IEEE Trans. Circuits Syst. i
    • Bracken, J.E.1    Raghavan, V.2    Rohrer, R.A.3
  • 4
    • 0026021565 scopus 로고    scopus 로고
    • Overshoot-Controlled RLC interconnections
    • vol. 38, no. 1, pp. 76-87, Jan. 1991.
    • J. R. Brews, "Overshoot-Controlled RLC interconnections," IEEE Trans. Electron Devices, vol. 38, no. 1, pp. 76-87, Jan. 1991.
    • IEEE Trans. Electron Devices
    • Brews, J.R.1
  • 6
    • 0026944271 scopus 로고    scopus 로고
    • Optimal self-damped lossy transmission line interconnections for multichip modules
    • vol. 39, no. 11, pp. 765-771, Nov. 1992.
    • R. C. Frye and H. Z. Chen, "Optimal self-damped lossy transmission line interconnections for multichip modules," IEEE Trans. Circuits Syst. II, vol. 39, no. 11, pp. 765-771, Nov. 1992.
    • IEEE Trans. Circuits Syst. II
    • Frye, R.C.1    Chen, H.Z.2
  • 10
    • 0346628022 scopus 로고    scopus 로고
    • Low power design of off-chip drivers and transmission lines: A branch and bound approach
    • vol. 7, no. 2, pp. 249-267, June 1996.
    • R. Gupta, J. Willis, and L. T. Pileggi, "Low power design of off-chip drivers and transmission lines: A branch and bound approach," Int. J. High Speed Electron. Syst., vol. 7, no. 2, pp. 249-267, June 1996.
    • Int. J. High Speed Electron. Syst.
    • Gupta, R.1    Willis, J.2    Pileggi, L.T.3
  • 11
    • 33747779976 scopus 로고    scopus 로고
    • Analytic termination metrics for pin-to-pin lossy transmission lines with nonlinear drivers
    • R. Gupta, J. Willis, and L. T. Pileggi, "Analytic termination metrics for pin-to-pin lossy transmission lines with nonlinear drivers," submitted for publication.
    • Submitted for Publication.
    • Gupta, R.1    Willis, J.2    Pileggi, L.T.3
  • 14
    • 1242295097 scopus 로고    scopus 로고
    • A frequency domain approach to performance optimization of high-speed VLSI interconnects
    • vol. 40, no. 12, pp. 2403-2411, Dec. 1992.
    • R. Liu, Q.-J. Zhang, and M. S. Nakhla, "A frequency domain approach to performance optimization of high-speed VLSI interconnects," IEEE Trans. Microwave Theory Tech., vol. 40, no. 12, pp. 2403-2411, Dec. 1992.
    • IEEE Trans. Microwave Theory Tech.
    • Liu, R.1    Zhang, Q.-J.2    Nakhla, M.S.3
  • 16
    • 0027582870 scopus 로고    scopus 로고
    • A frequency-domain technique for the optimization of the electrical performance of high-speed multiconductor transmission-line networks in VLSI regimes
    • vol. 40, no. 4, pp. 262-269, Apr. 1993.
    • T. Rahal-Arabi and R. Suarez-Gartner, "A frequency-domain technique for the optimization of the electrical performance of high-speed multiconductor transmission-line networks in VLSI regimes," IEEE Trans. Circuits Syst. I, vol. 40, no. 4, pp. 262-269, Apr. 1993.
    • IEEE Trans. Circuits Syst. i
    • Rahal-Arabi, T.1    Suarez-Gartner, R.2
  • 18
    • 0029208669 scopus 로고    scopus 로고
    • Design at the system level with VLSI CMOS
    • vol. 39, pp. 5-22, Jan./Mar. 1995.
    • R. F. Sechler and G. F. Grohoski, "Design at the system level with VLSI CMOS," IBM J. Res. Develop, vol. 39, pp. 5-22, Jan./Mar. 1995.
    • IBM J. Res. Develop
    • Sechler, R.F.1    Grohoski, G.F.2
  • 22
    • 33747807276 scopus 로고    scopus 로고
    • Efficient computation of signal propagation delay with overshoot- And undershoot control in VLSI interconnections
    • S. Voranantakul and J. L. Prince, "Efficient computation of signal propagation delay with overshoot- and undershoot control in VLSI interconnections," SRC J. Preprint, Oct. 1992.
    • SRC J. Preprint, Oct. 1992.
    • Voranantakul, S.1    Prince, J.L.2
  • 23


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.