The complexity of generalized retiming problems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 15, Issue 11, 1996, Pages 1340-1353

  De Fluiter, Babette ^a,c   Aarts, Emile H L ^a   Korst, Jan H M ^a,b   Verhaegh, Wim F T ^a   Van Der Werf, Albert ^a  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

^b UTRECHT UNIVERSITY   (Netherlands)

^c EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; DEGREES OF FREEDOM (MECHANICS); ELECTRIC NETWORK SYNTHESIS; MULTIPLEXING; PROBLEM SOLVING; SEMICONDUCTOR DEVICE MODELS; VIDEO SIGNAL PROCESSING;

HIGH LEVEL SYNTHESIS; MEMORY SYNTHESIS APPROACH; PROCESSING UNIT DESIGN; SCHEDULING APPROACH; TIME FOLDING PROBLEMS;

VLSI CIRCUITS;

EID: 0030289336     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.543767     Document Type: Article

References (19)

1. R.K. Ahuja, T.L. Magnat!, and J.B. Orlin, "Network flows," in Handbooks in Operations Research and Management Science; Volume I: Optimization, G. L Nemhauser, A.H.G. Rinnooy Kan, and M.J. Todd, Eds. Amsterdam, North-Holland, 1989, pp. 2\ 1-369.
2. R. Camposano and W. Rosentiel, "Synthesizing circuits from behavioral descriptions." IEEE Trans. Computer-Aided Design, vol. 8, pp. 171-180, 1989.
3. A. Delaruelle, J. Huisken, J. van Loon, and F. Welten, "A channel demodulator for digital audio broadcasting," in Proc. IEEE Custom Inlegerated Circuits Conf., San Diego, CA, 1994, pp. 47 50.
4. M.R. Garey and D.S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Complelenes. New York: W.H. Freeman, 1979.
5. [5; M.R. Garey, D.S. Johnson, and L. Stockmeyer, "Some simplified NPcomplete graph problems,'' Theor. Comput. ScL, vol. 1, pp. 237-267, 1976.
6. E. W, Heijncn, "Area minimization in multiplexed processing units by retiming," Master's degree thesis. Eindhoven Univ. Technol., Aug. 1992.
7. C.E. Leiserson and I.B. Saxc, "Retiming synchronous circuitry." Algariihmica, vol. 6, pp. 5-35, 1991.
8. P.E.R. Lippens, J.L. van Meerbergen, A. van der Werf, W.F.J. Verhaegh, B.T. McSweeney, J.A. Huisken, and O.P. McArdle, "PHIDEO: A silicon compiler for high speed algorithms," in Proc. Euwp. Design Automation Conf.. Amsterdam, 1991, pp. 436-441.
9. R. \V.J. Lukkassen, "Registei and multiplexer minimization in lowly multiplexed datapaths," Master's degree thesis, Eindhoven Univ. Technol., July 1990.
10. M.C. McFnrland, A.C. Parker, and R. Camposano, "The high-level synthesis of digital systems,'' in Proc. IEEE, vol. 78. pp. 301-318, 1990.
11. G.L. Nemhauser and L.A. Wolsey, Integer and Combinatorial Optimization. New York: Wiley, 1988.
12. S. Note, F. Caithoor, and H. De Man, 'Definition and assignment of complex data-paths suited for high throughput applications," in Proc. Int. Conf. Computer-Aided Design, Santa Clara, CA, 1989, pp. 108-111.
13. C.H. Papadimitrou and K. Stcigliu, Combinatorial Optimization: Algorithms and Complexity NJ: Prentice-Hall, 1982.
14. M.J.A. Peek. ''Multiplexing of datapaths: algorithms and implementations," Master's degree thesis, Eindhoven Univ. Technol., Aug. 1991.
15. L. Stok, "False loops through resource sharing," in Proc. Int. Conf. Computer-Aided Design, Santa Clara, CA, 1992, pp. 345-348.
16. A. van der Werf, E. II.L. Aarts, E.W. Heijnen, J.L. van Meerbergen.W.F.J. Verhaegh, and P.E.R. Lippens. "A new method for retiming multi-functional processing units," in Proc. VLSI 93, Grenoble, 1993. pp. 5.2.1-5.2.10.
17. A. van der Wert, B.T. McSweeney, J.L. van Meerbergen, P.E.R. Lippens, and W.F.J. Verhaegh, "Hierarchical retiming including pipelining," in Proc. Int. Ctmf. VLSI. Glasgow, 1991. pp. 11.2.1-11.2.104.
18. A. van der Werf, J.L. van Meerbergen, E.H.L. Aarts.W.F.J. Verhaegh, and P.E.R. Lippens, "Efficient timing constraint derivation for optimally retiming high speed processing units," in Proc. Seventh Int. Svmp. High Level Svnlhesis. Niagara-on-the-Lake, Ontario, 1994. pp. 48-53.
19. [ 19] A. van der Werf, M.J.A. Peek, E.H.L. Aarts, J.L. van Meerbergen.P.H.R. Lippens, and W.F.J. Verhaegh, "Area optimization of multifunctional processing units," in Proc. Int. Conf. Computer-Aided Design, Santa Clara, CA, 1992, pp. 292-299.