L-C-band low-voltage BiCMOS MMIC's for dual-mode cellular-LAN applications

IEEE Transactions on Microwave Theory and Techniques

Volumn 44, Issue 11, 1996, Pages 2025-2031

  Madihian, Mohammad ^a   Imai, Kiyotaka ^a   Yoshida, Hiroshi ^a   Kinoshita, Yasushi ^a   Yamazaki, Tohru ^a  

^a NEC CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

BIPOLAR TRANSISTORS; CELLULAR TELEPHONE SYSTEMS; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; FREQUENCY CONVERTERS; LOCAL AREA NETWORKS; MOBILE TELECOMMUNICATION SYSTEMS; MOS DEVICES; RADIO FREQUENCY AMPLIFIERS;

BIPOLAR BASED RADIO FREQUENCY AMPLIFIERS; MONOLITHIC DOWN CONVERTER; MONOLITHIC UPCONVERTER;

MONOLITHIC MICROWAVE INTEGRATED CIRCUITS;

EID: 0030286651     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/22.543958     Document Type: Article

References (8)

1. J. Loraine, "Wireless data networks: An opportunity for GaAs," in GaAs IC Symp. Dig., Oct. 1993, p. 11.
2. P. Weger, W. Simburger, H. Knapp, T. C. Leslie, N. Rohringer, J. Popp, G. Schuhes, A. Scholtz, and L. Treitinger, "Completely integrated 1.5 GHz direct conversion transceiver," in VLSI Circuits Symp. Dig., June 1994, p. 135.
3. V. Thomas, J. Fenk, and S. Beyer, "A one-chip 2 GHz single superhet receiver for 2 Mbps FSK radio communication," in IEEE ISSCC Dig., Feb. 1994, p. 42.
4. J. Sevenhans et al., "An analog radio front-end chip set for a 1.9 GHz mobile radio telephone application," in IEEE ISSCC Dig., Feb. 1994, p. 44.
5. T. Tsukahara et al., "A 2 V 2 GHz Si-bipolar direct-conversion quadrature modulator," in IEEE ISSCC Dig., Feb. 1994, p. 40.
6. C. Takahashi, R. Fujimoto, S. Arai, T. Itakura, T. Ueno, H. Tsurumi, H. Tanimoto, S. Watanabe, and K. Hirakawa, "A 1.9 GHz Si direct conversion receiver IC for QPSK modulation systems," in IEEE ISSCC Dig., Feb. 1995, p. 138.
7. J. K. Long, M. A. Copeland, P. Schvan, and R. A. Hadaway, "A low-voltage silicon bipolar RF front-end for PCN receiver applications 1 ns," in IEEE ISSCC Dig., Feb. 1995, p. 140.
8. H. Okamura et al., "A 1 ns, 1 W, 2.5 V, 32 kb NTL-CMOS SRAM macro using a memory cell with P-channel access transistors," in IEEE ISSCC Dig., Feb. 1995, p. 306.