Scalable parallel computers for real-time signal processing

IEEE Signal Processing Magazine

Volumn 13, Issue 4, 1996, Pages 50-66

  Hwang, Kai ^a,b   Xu, Zhiwei ^c  

^a Department of Computer Engineering ^*

^b UNIVERSITY OF HONG KONG   (Hong Kong)

^c INSTITUTE OF GEOLOGY AND GEOPHYSICS   (China)

Author keywords

[No Author keywords available]

Indexed keywords

BROADCASTING; BUFFER STORAGE; COMPUTER ARCHITECTURE; COMPUTER NETWORKS; DATA COMMUNICATION SYSTEMS; DIGITAL SIGNAL PROCESSING; DISTRIBUTED COMPUTER SYSTEMS; MODELS; MULTIPROCESSING SYSTEMS; PERFORMANCE; REAL TIME SYSTEMS; TOPOLOGY;

DISTRIBUTED SHARED MEMORY SYSTEMS; HETEROGENEITY SCALABILITY; HIGH BANDWIDTH NETWORK; LOW COST NETWORK; MASSIVELY PARALLEL PROCESSORS; PARALLEL VECTOR PROCESSORS; RESOURCE SCALABILITY; SCALABLE PARALLEL COMPUTERS; SYMMETRIC MULTIPROCESSORS; TECHNOLOGY SCALABILITY;

PARALLEL PROCESSING SYSTEMS;

EID: 0030194064     PISSN: 10535888     EISSN: None     Source Type: Journal    
DOI: 10.1109/79.526898     Document Type: Article

References (44)

1. D. Adams, Cray T3D System Architecture Overview Manual, Cray Research, Inc., September 1993. See also http//www.cray.com/PUBLIC/product-info/mpp/CRAY-T3D.html
2. R.C. Agarwal et al., "High-Performance Implementations of the NAS Kernel benchmarks on the IBM SP2," IBM System Journal, Vol. 34, No. 2, 1995, pp. 263-272.
3. T. Agerwala, J. L. Martin, J. H. Mirza, D. C. Sadler, D. M. Dias, and M. Snir, "SP2 System Architecture," IBM System Journal, Vol. 34, No. 2, 1995, pp. 152-184.
4. G.M. Amdahl, "Validity of Single-Processor Approach to Achieving Large-Scale Computing capability," Proc. AFIPS Conf., Reston, VA., 1967, 483-485.
5. T.E. Anderson, D.E. Culler, D.A, Patterson, et al, "A Case for NOW (Networks of Workstations)," IEEE Micro, February 1995, pp. 54-64.
6. ANSI Technical Committee X3H5, Parallel Processing Model for High Level Programming Languages, 1993, ftp://ftp.cs.orst.edu/standards/ANSI-X3H5/
7. Applied Parallel Research, "APR Product Information," 1995. http://www.infomall.org/ apri/prodinfo.html
8. M. Arakawa, Z. Xu, and K. Hwang, "User's Guide and Documentation of the Parallel HO-PD Benchmark on the IBM SP2," CENG Technical Report 95-10, University of Southern California, June 1995.
9. M. Arakawa, Z. Xu, and K. Hwang, "User's Guide and Documentation of the Parallel APT Benchmark on the IBM SP2," CENG Technical Report 95-11, University of Southern California, June 1995.
10. M. Arakawa, Z. Xu, and K. Hwang, "User's Guide and Documentation of the Parallel General Benchmark on the IBM SP2," CENG Technical Report 95-12, University of Southern California, June 1995.
11. D.H. Bailey et al., "The NAS Parallel Benchmarks" and related performance results can be found at http://www.nas.nasa.gov/NAS/NPB/
12. G. Bell, "Why There Won't Be Apps: The Problem with MPPs," IEEE Parallel and Distributed Technology, Fall 1994, pp. 5-6.
13. R. Bond, "Measuring Performance and Scalability Using Extended Versions of the STAP Processor Benchmarks," Technical Report, MIT Lincoln Laboratories, December 1994.
14. Convex, CONVEX Exemplar Programming Guide, Order No. DSW-067, CONVEX Computer Corp., 1994, See also http://www.usc.edu/UCS/high_performance/sppdocs. html
15. Cornell Theory Center, IBM RS/6000 Scalable POWERparallel System (SP), 1995. http://www.tc.cornell.edu/UserDoc/Hardware/SP/
16. DEC, AdvantageCluster: Digital's UNIX Cluster, September 1994.
17. J. H. Edmondson and P. Rubinfeld and R. Preston and V. Rajagopalan, "Superscalar Instruction Execution in the 21164 Alpha Microprocessor," IEEE Micro, April, 1995, pp. 33-43.
18. A. Geist, A. Beguelin, J. Dongarra, W. Jiang, R. Mancheck, V. Sunderam, PVM: Parallel Virtual Machine - A User's Guide and Tutorial for Networked Parallel Computing, MIT Press, Cambridge, MA, 1994. Also see http://www.epm.ornl.gov/pvm/pvm_home.html.
19. D. Greenley et. al. "UltraSPARC: The Next Generation Superscalar 64-bit SPARC," Digest of Papers, Compcon, Spring 1995, pp. 442-451.
20. W. Gropp, E. Lusk, and A. Skjellum, Using MPI: Portable Parallel Programming with the Message Passing Interface, MIT Press, Cambridge, MA, 1994.
21. J.L. Gustafson, "Reevaluating Amdahl's Law," Comm. ACM, 31(5)(1988)532-533.
22. L. Gwennap, "Intel's P6 Uses Decoupled Superscalar Design," Microprocessor Report, February 1995, pp. 5-15.
23. L. Gwennap, "MIPS R10000 Uses Decoupled Architecture," Microprocessor Report, October 1994, pp. 18-22.
24. High Performance Fortran Forum, High Performance Fortran Language Specification, Version 1.1, November 10, 1994, http://www.erc.msstate.edu/hpff/hpf-report/hpf-report/hpf-report.html.
25. R. W. Hockney, "The Communication Challenge for MPP: Intel Paragon and Meiko CS-2," Parallel Computing, Vol. 20, 1994, pp. 389-398.
26. K. Hwang, Advanced Computer Architecture: Parallelism, Scalability, and Programmability, McGraw-Hill, New York, 1993.
27. K. Hwang and Z. Xu, Scalable Parallel Computers: Architecture and Programming, McGraw-Hill, New York, to appear 1997.
28. K. Hwang, Z. Xu, and M. Arakawa, "Benchmark Evaluation of the IBM SP2 for Parallel Signal Processing," IEEE Transactions on Parallel and Distributed Systems, May 1996.
29. Kuck and Associates, The KAP Preprocessor, http://www.kai.com/kap/kap_what_is.html.
30. D.E. Lenoski and W.-D. Weber, Scalable Shared-Memory Multiprocessing, Morgan Kaufmann, San Francisco, CA, 1995.
31. D. Levitan and T. Thomas and P. Tu, "The PowerPC 620 Microprocessor: A High Performance Superscalar RISC Microprocessor," Digest of Papers, Compcon95, Spring 1995, pp. 285-291.
32. T.G. Mattson, D. Scott, and S. Wheat, "A TeraFLOP Supercomputer in 1996: The ASCITFLOPS System," Proc. of the 6th Int 'l Parallel Processing Symp., 1996.
33. MHPCC, MHPCC 400-Node SP2 Environment, Maui High-Performance Computing Center, Maui, HI, October 1994.
34. MIT/LL, "STAP Processor Benchmarks," MIT Lincoln Laboratories, Lexington, MA, February 28, 1994.
35. NCSA, "Programming on the Power Challenge," National Center for Supercomputing Applications, http://www.ncsa.uiuc.edu/Pubs/User-Guides/Power/Power5Prog_1. html
36. G.F. Pfister, In Search of Clusters, Prentice Hall PTR, Upper Saddle River, NJ, 1995.
37. J. Rattner, "Desktops and TeraFLOP: A New Mainstream for Scalable Computing," IEEE Parallel and Distributed Technology, August 1993, pp. 5-6.
38. SDSC, SDSC's Intel Paragon, San Diego Supercomputer Center, http://www.sdsc.edu/Services/Consult/Paragon/paragon.html
39. SGI, IRIS Power C User's Guide, Silicon Graphics, Inc., 1989.
40. J. Smith, "Using Standard Microprocessors in MPPs," presentation at Int'l. Symp. on Computer Architecture, 1992.
41. X.H. Sun, and L. Ni, "Scalable Problems and Memory-Bounded Speedup," Journal of Parallel and Distributed Computing, Vol. 19, pp.27-37, Sept. 1993.
42. H.C. Torng and S. Vassiliadis, Instruction-Level Parallel Processors, IEEE Computer Society Press, 1995.
43. Z. Xu and K. Hwang, "Modeling Communication Overhead: MPI and MPL Performance on the IBM SP2 Multicomputer," IEEE Parallel and Distributed Technology, March 1996.
44. Z. Xu and K. Hwang, "Early Prediction of MPP Performance: SP2, T3D and Paragon Experiences," Parallel Computing, accepted to appear in 1996.