-
1
-
-
0024610491
-
A directed search method for test generation using a concurrent simulator
-
V.D. Agrawal, K.T. Cheng and P. Agrawal, A directed search method for test generation using a concurrent simulator, IEEE Trans. CAD of ICs 8 (1989) 131-138.
-
(1989)
IEEE Trans. CAD of ICs
, vol.8
, pp. 131-138
-
-
Agrawal, V.D.1
Cheng, K.T.2
Agrawal, P.3
-
2
-
-
0021421879
-
HITEST - A knowledge-based test generation system
-
M.J. Bending, HITEST - A knowledge-based test generation system, IEEE Design Test Comput. 1 (1984) 83-93.
-
(1984)
IEEE Design Test Comput.
, vol.1
, pp. 83-93
-
-
Bending, M.J.1
-
3
-
-
0024088464
-
Test generation for sequential circuits
-
H-K.T. Ma et al., Test generation for sequential circuits, IEEE Trans, on CAD 7(10) (1988) 1081-1093.
-
(1988)
IEEE Trans, on CAD
, vol.7
, Issue.10
, pp. 1081-1093
-
-
Ma, H.-K.T.1
-
4
-
-
0024646172
-
Gentest: An automatic test-generation system for sequential circuits
-
W-T. Cheng and T.J. Chakraborty, Gentest: an automatic test-generation system for sequential circuits, IEEE Comput. 22 (10) (1989) 43-49.
-
(1989)
IEEE Comput.
, vol.22
, Issue.10
, pp. 43-49
-
-
Cheng, W.-T.1
Chakraborty, T.J.2
-
5
-
-
30244462914
-
HITEC/PROOFS: A test generation and fault simulation system for sequential circuits
-
T. Niermann and J.H. Patel, HITEC/PROOFS: a test generation and fault simulation system for sequential circuits, Proc. ITC 90.
-
Proc. ITC 90
-
-
Niermann, T.1
Patel, J.H.2
-
6
-
-
0026153304
-
Test generation and verification for highly sequential circuits
-
A. Ghosh, S. Devadas and A.K. Newton, Test generation and verification for highly sequential circuits, IEEE Trans. CAD 10(5) (1991) 652-667.
-
(1991)
IEEE Trans. CAD
, vol.10
, Issue.5
, pp. 652-667
-
-
Ghosh, A.1
Devadas, S.2
Newton, A.K.3
-
7
-
-
0026153304
-
Test generation and verification for highly sequential circuits
-
S. Devadas, A. Ghosh and R. Newton, Test generation and verification for highly sequential circuits, IEEE Trans. CAD 10(5) (1991) 652-667.
-
(1991)
IEEE Trans. CAD
, vol.10
, Issue.5
, pp. 652-667
-
-
Devadas, S.1
Ghosh, A.2
Newton, R.3
-
9
-
-
0025419945
-
A partial scan method for sequential circuits with feedback
-
K.T. Cheng and D.D. Agrawal, A partial scan method for sequential circuits with feedback. IEEE Trans. Comput. C-39(4) (1990) 544-548.
-
(1990)
IEEE Trans. Comput.
, vol.C-39
, Issue.4
, pp. 544-548
-
-
Cheng, K.T.1
Agrawal, D.D.2
-
10
-
-
30244455393
-
On the selection of a partial scan path with respect to target faults
-
H. Gundlach, B. Koch and K. Muller Glaser, On the selection of a partial scan path with respect to target faults, EDAC '91.
-
EDAC '91
-
-
Gundlach, H.1
Koch, B.2
Muller Glaser, K.3
-
11
-
-
0026403450
-
Optimizing interacting finite state machines using sequential don't cares
-
S. Devadas, Optimizing interacting finite state machines using sequential don't cares, IEEE Trans. CAD 10(12) (1991).
-
(1991)
IEEE Trans. CAD
, vol.10
, Issue.12
-
-
Devadas, S.1
-
12
-
-
0027099471
-
Extracting local don't cares for network optimization
-
H. Savoj, R. Brayton and H.J. Touati, Extracting local don't cares for network optimization, Proc. DAC '92, pp. 514-517.
-
Proc. DAC '92
, pp. 514-517
-
-
Savoj, H.1
Brayton, R.2
Touati, H.J.3
-
13
-
-
0025480160
-
Functional test generation for finite state machines
-
IEEE
-
K.-T. Cheng and J.-Y. Jou, Functional test generation for finite state machines, Proc. ITC 90, IEEE, pp. 162-168.
-
Proc. ITC 90
, pp. 162-168
-
-
Cheng, K.-T.1
Jou, J.-Y.2
-
15
-
-
0026175222
-
On achieving a complete fault coverage for sequential machines using the transition fault model
-
I. Pomeranz and S.M. Reddy, On achieving a complete fault coverage for sequential machines using the transition fault model, Proc. Design Autom. Conf. (1991) pp. 341-346.
-
(1991)
Proc. Design Autom. Conf.
, pp. 341-346
-
-
Pomeranz, I.1
Reddy, S.M.2
-
16
-
-
0026867440
-
The multiple observation time test strategy
-
I. Pomeranz and S.M. Reddy, The multiple observation time test strategy, IEEE Trans. Comput. 41 (1992) 627-637.
-
(1992)
IEEE Trans. Comput.
, vol.41
, pp. 627-637
-
-
Pomeranz, I.1
Reddy, S.M.2
-
19
-
-
0002865451
-
An optimization technique for protocol conformance test generation based on UIO sequences and rural Chinese postman tours
-
North-Holland, Amsterdam
-
A. Aho, A.T. Dahbura, D. Lee and M. Umit Uyar, An optimization technique for protocol conformance test generation based on UIO sequences and Rural Chinese Postman Tours, in: Protocol Specification, Testing and Verification, Vol. VIII (North-Holland, Amsterdam, 1988) pp. 75-86.
-
(1988)
Protocol Specification, Testing and Verification
, vol.8
, pp. 75-86
-
-
Aho, A.1
Dahbura, A.T.2
Lee, D.3
Umit Uyar, M.4
-
20
-
-
3743118505
-
Protocol conformance testing by multiple UIO sequence
-
North-Holland, Amsterdam
-
Y.-N. Shen, F. Lombardi and A.T. Dahbura, Protocol conformance testing by multiple UIO sequence, in: Protocol Specification, Testing and Verification, Vol. IX (North-Holland, Amsterdam, 1990) pp. 131-143.
-
(1990)
Protocol Specification, Testing and Verification
, vol.9
, pp. 131-143
-
-
Shen, Y.-N.1
Lombardi, F.2
Dahbura, A.T.3
-
21
-
-
0023834225
-
A protocol test generation procedure
-
K.K. Sabnani and A.T. Dahbura, A protocol test generation procedure, Computer Networks 15(4) (1988) 285-297.
-
(1988)
Computer Networks
, vol.15
, Issue.4
, pp. 285-297
-
-
Sabnani, K.K.1
Dahbura, A.T.2
-
23
-
-
0022769976
-
Graph-based algorithms for boolean function manipulation
-
R. Bryant, Graph-based algorithms for boolean function manipulation, IEEE Trans. Comput. C-35 (1986).
-
(1986)
IEEE Trans. Comput.
, vol.C-35
-
-
Bryant, R.1
-
24
-
-
0025536229
-
A single-state-transition fault model for sequential machines
-
IEEE
-
K.-T. Cheng and J.-Y. Jou, A single-state-transition fault model for sequential machines, Proc. ICCAD 90, IEEE, pp. 226-229.
-
Proc. ICCAD 90
, pp. 226-229
-
-
Cheng, K.-T.1
Jou, J.-Y.2
-
26
-
-
0004802505
-
Minimizing the number of states in incompletely specified sequential switching circuits
-
M.C. Paull and S.H. Unger, Minimizing the number of states in incompletely specified sequential switching circuits, IRE Trans. Electronic Comput. EC-8 (1959) 356-367.
-
(1959)
IRE Trans. Electronic Comput.
, vol.EC-8
, pp. 356-367
-
-
Paull, M.C.1
Unger, S.H.2
-
27
-
-
0003934798
-
-
Electronics Research Lab., Mem. No. UCB/ERL M92/41, Dept. of Electrical Engineering and Computer Science, University of California, Berkeley
-
SIS: A System for Sequential Circuit Synthesis, Electronics Research Lab., Mem. No. UCB/ERL M92/41, Dept. of Electrical Engineering and Computer Science, University of California, Berkeley, 1992.
-
(1992)
SIS: A System for Sequential Circuit Synthesis
-
-
|