Buffered or unbuffered: A case study based on logd(N, e,p) networks

IEEE Transactions on Communications

Volumn 44, Issue 1, 1996, Pages 105-113

  Lea, Chin Tau ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS TRANSFER MODE; COMMUNICATION CHANNELS (INFORMATION THEORY); DATA COMMUNICATION SYSTEMS; PACKET SWITCHING;

BUFFERED NETWORKS; UNBUFFERED NETWORKS;

INTERCONNECTION NETWORKS;

EID: 0029732625     PISSN: 00906778     EISSN: None     Source Type: Journal    
DOI: 10.1109/26.476102     Document Type: Article

References (14)

1. Y.-C. Jenq, "Performance analysis of a packet switch based on single-buffered banyan networks," IEEE J. Select. Areas Commun., vol. 2, Dec. 1983.
2. J.H. Patel, "Performance of processor-memory interconnection for multiprocessors," IEEE Trans. Comput., pp. 1091-1098, Dec. 1983.
3. C.-L. Wu and T.-Y. Feng, "On a class of multistage interconnection networks," IEEE Trans. Comput., vol. C-29, pp. 694-702, 1980.
4. D.M. Dias and M. Kumar, "Packet switching in N Log N multistage networks," in Proc. Globecom, 1984, pp. 114-120.
5. 2 N networks and their applications in high-speed electronic and photonic switching systems," IEEE Trans. Commun., vol. 38, no. 10, pp. 1740-1749, Oct. 1990.
6. 2N(N,m.p) strictly nonlocking network," IEEE Trans. Commun., vol. 39, no. 10, Oct. 1991.
7. R. Melen and J.S. Turner, "Nonblocking multirate networks," in Proc. INFOCOM, 1989.
8. S.-P. Chung and K.W. Ross, "On nonlocking multirate interconnection networks," SIAM J. Comp., vol. 20, no. 4, pp. 726-736, Aug. 1991.
9. P. Newman, "A fast packet switch for the integrated services backbone network," IEEE J. Select. Areas Commun., vol. 6, no. 9, pp. 1468-1479. Dec. 1988.
10. C.-T. Lea, "Design and performance evaluation of unbuffered self-routing networks for wideband packet switching," IEEE Trans. Commun., vol. 39, no. 7, pp. 1075-1087, July 1991.
11. S.-Q. Lee, "Performance of a nonblocking space-division packet switch with correlated input traffic," IEEE Trans. Commun., pp. 97-108, Jan. 1992.
12. F.T. Leighton, Parallel Algorithms and Architectures: Arrays, Trees and Hypercubes. New York: Morgan-Kaufmann, 1992.
13. H. Kuwahara, N. Endo, M. Ogino, and T. Kozaki, "Shared buffer memory switch for an ATM exchange," in Proc. ICC, Boston, MA. June 1989.
14. H. Suzuki et al., "Output-buffer switch architecture for asynchronous transfer mode," in Proc. ICC, Boston, MA, June 1989.