메뉴 건너뛰기




Volumn C-29, Issue 8, 1980, Pages 694-702

On a Class of Multistage Interconnection Networks

Author keywords

Array processing; computer architecture; conflict resolution; interconnection networks; MIMD machine; multipleprocessor systems; network configurations; parallel processing; routing techniques; SIMD machine

Indexed keywords

COMPUTER PROGRAMMING - SUBROUTINES; COMPUTER SYSTEMS, DIGITAL - PARALLEL PROCESSING;

EID: 0019045358     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.1980.1675651     Document Type: Article
Times cited : (555)

References (13)
  • 1
    • 0016037220 scopus 로고
    • Data manipulating functions in parallel processors and their implementations
    • Mar.
    • T. Feng, “Data manipulating functions in parallel processors and their implementations,” IEEE Trans. Comput., vol. C-23, pp. 309-318, Mar. 1974.
    • (1974) IEEE Trans. Comput. , vol.C-23 , pp. 309-318
    • Feng, T.1
  • 2
    • 0017454449 scopus 로고
    • Analysis techniques for SIMD machine interconnection networks and the effects of processor address masks
    • Feb.
    • H. J. Siegel, “Analysis techniques for SIMD machine interconnection networks and the effects of processor address masks,” IEEE Trans. Comput., vol. C-26, pp. 153-161, Feb. 1977.
    • (1977) IEEE Trans. Comput. , vol.C-26 , pp. 153-161
    • Siegel, H.J.1
  • 3
    • 0016330837 scopus 로고
    • Interconnection network-A survey and assessment
    • K. J. Thurber, “Interconnection network-A survey and assessment,” in Proc. AF1PS 1974 Nat. Comput. Con/., pp. 909-919.
    • (1974) Proc. AF1PS 1974 Nat. Comput. Con/. , pp. 909-919
    • Thurber, K.J.1
  • 5
    • 0017495099 scopus 로고
    • The indirect binary n-cube microprocessor array
    • May
    • M. C. Pease, III, “The indirect binary n-cube microprocessor array,” IEEE Trans. Comput., vol. C-26, pp. 458-473, May 1977.
    • (1977) IEEE Trans. Comput. , vol.C-26 , pp. 458-473
    • Pease, M.C.1
  • 6
    • 0016624050 scopus 로고
    • Access and alignment of data in an array processor
    • Dec.
    • D. K. Lawrie, “Access and alignment of data in an array processor,” IEEE Trans. Comput., vol. C-24, pp. 1145-1155, Dec. 1975.
    • (1975) IEEE Trans. Comput. , vol.C-24 , pp. 1145-1155
    • Lawrie, D.K.1
  • 10
    • 85154002090 scopus 로고
    • Sorting networks and their applications
    • AFIPS Conf. Proc. Washington, DC: Spartan
    • K. E. Batch, “Sorting networks and their applications,” in 1968 Spring Joint Computer Conf., AFIPS Conf. Proc. Washington, DC: Spartan, 1968, pp. 307-314.
    • (1968) 1968 Spring Joint Computer Conf. , pp. 307-314
    • Batch, K.E.1
  • 12
    • 0015066178 scopus 로고
    • On a class of rearrangeable switching networks
    • May-June
    • D. Opferman and N. Tsao-Wu, “On a class of rearrangeable switching networks,” Bell Syst. Tech. J., vol. 50, pp. 1579-1618, May-June 1971.
    • (1971) Bell Syst. Tech. J. , vol.50 , pp. 1579-1618
    • Opferman, D.1    Tsao-Wu, N.2
  • 13
    • 0017522822 scopus 로고
    • Interconnection networks from three-state cells
    • Aug.
    • J. Gecsei, “Interconnection networks from three-state cells,” IEEE Trans. Comput., vol. C-26, pp. 705-71 1, Aug. 1977.
    • (1977) IEEE Trans. Comput. , vol.C-26 , pp. 705-711
    • Gecsei, J.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.