Low Power Microelectronics: Retrospect and Prospect

Proceedings of the IEEE

Volumn 83, Issue 4, 1995, Pages 619-635

  Meindl, James D ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SYSTEMS; ELECTRIC POWER SUPPLIES TO APPARATUS; ELECTRONICS PACKAGING; GATES (TRANSISTOR); INTEGRATED CIRCUIT LAYOUT; MOSFET DEVICES; SWITCHING; THERMODYNAMICS;

CHANNEL LENGTH; CMOS MICROCHIPS; GIGASCALE INTEGRATION; LOW POWER MICROELECTRONICS; SECOND LAW OF THERMODYNAMICS; SWITCHING ENERGY;

MICROELECTRONICS;

EID: 0029292398     PISSN: 00189219     EISSN: 15582256     Source Type: Journal    
DOI: 10.1109/5.371970     Document Type: Article

References (65)

1. J. D. Meindl, “The evolution of solid state circuits: 1958-1992-20??,” 1993 IEEE ISSCC Commemorative Suppl., pp. 23-26, Feb. 1993.
2. G. E. Moore, “Progress in digital integrated electronics,” IEEE IEDM Tech. Dig., pp. 11-13, 1975.
3. J. D. Meindl, “Theoretical, practical and analogical limits in ULSI,” IEEE IEDM Tech. Dig., pp. 8-13, 1983.
4. R. Landauer, “Irreversibility and heat generation in the computing process,” IBM J. Res. and Develop., vol. 5, no. 3, pp. 183-191, July 1961.
5. R. Landauer, “Dissipation and noise immunity in computation and communication, Nature, vol. 335, pp. 779-784, Oct. 27, 1988.
6. E. Keonjian, Ed., Micropower Electronics. London and New York: Pergamon, 1964.
7. J. D. Meindl, Micropower Circuits. New York: Wiley, 1969.
8. M. Degrauwe et al., “Low power/low voltage: Future needs and envisioned solutions,” 1994 IEEE ISSCC Dig. Papers, pp. 98-99.
9. S. Kohyama, “Semiconductor technology crises and challenges toward the year 2000,” 1994 Symp. VLSI Tech. Dig. of Papers, pp. 5-8.
10. D. Singh, “Prospects for low power microprocessor design,” Proc. 1994 Int. Workshop on Low Power Design, Napa, CA, Apr. 1994, p. 1.
11. S. Molhi and P. Chatterjee, “I-V microsystems-scaling on schedule for personal communications,” IEEE Circ. and Devices, Mar. 1994, pp. 13-17.
12. A. P. Chandrakasan, S. Sheng, and R. Brodersen, “Low-power CMOS digital design, IEEE J. Solid-State Circ., vol. 27, pp. 473-484, Apr. 1992.
13. G. Moore et al., “Metal-oxide-semiconductor field effect devices for micropower logic circuitry,” in Micropower Electronics, E. Keonjian, Ed. London/New York: Pergamon, 1964.
14. R. M. Swanson and J. D. Meindl, “Ion-implanted complementary MOS transistors in low-voltage circuits,” IEEE J. Solid-State Circ., vol. SC-7, pp. 146-152, Apr. 1972.
15. E. A. Vittoz, “Low-power design: Ways to approach the limits,” 1994 IEEE ISSCC Dig. Papers, pp. 14-18.
16. J. D. Meindl et al., “Implantable telemetry,” in Methods of Animal Experimentation, vol. 7, W. I. Gay and J. E. Heavner, Eds. New York: Academic, 1986, pp. 37-112.
17. P. H. Hudson and J. D. Meindl, “A monolithic micropower command receiver,” IEEE J. Solid-State Circ., vol. SC-7, pp. 125-134, Apr. 1972.
18. A. Chandrakasan, A. Burstein, and R. Brodersen, “A low power chipset for portable multimedia applications,” 1994 IEEE ISSCC Dig. Papers, pp. 82-83.
19. R. W. Keyes, “Physical limits in digital electronics,” Proc. IEEE, vol. 63, pp. 740-766, May 1975.
20. F. W. Sears, Thermodynamics. Reading, MA: Addison-Wesley, 1953.
21. H. Haken and H. C. Wolf, Atomic and Quantum Physics. Berlin: Springer-Verlag, 1984, pp. 83-85.
22. A. Bhavnagarwala, private communication.
23. M. V. Fischetti and S. E. Laux, “Monte carlo simulation of transport in technologically significant semiconductors-Part II: Submicrometer MOSFET's,” IEEE Trans. Electron Devices, vol. 38, pp. 650-660, Mar. 1991.
24. F. Assaderaghi, “Observation of velocity overshoot in silicon inversion layers,” IEEE Electron Device Lett., vol. 14, pp. 484-486, Oct. 1993.
25. G. Baccarani et al., “Generalized scaling theory and its application to a 0.25 micron MOSFET,” IEEE Trans. Electron Devices, vol. ED-31, pp. 452-470, Apr. 1984.
26. K. N. Ratnakumer and J. Meindl, “Short channel MOSFET threshold voltage model,” IEEE J. Solid-State Circ., vol. SC-17, pp. 937-947, Oct. 1982.
27. L. D. Yau, “A simple theory to predict the threshold voltage of short channel IGFET's,” Solid-State Electron., vol. 17, pp. 1059-1063, 1974.
28. R. R. Troutman, “VLSI limitations from drain induced barrier lowering,” IEEE Trans. Electron Devices, vol. ED-26, pp. 461-469, 1979.
29. B. Agrawal, V. K. De, and J. D. Meindl, “Opportunities for scaling MOSFET's for GSI,” Proc. ESSDERC 1993, pp. 919-926.
30. C. Fiegna et al., “A new scaling method for 0.1-0.25 micron MOSFET,” May 1993 Symp. VLSI Tech. Dig., pp. 33-34.
31. C. Hu, “MOSFET scaling in the next decade and beyond,” Semicon Int., June 1994, pp. 105-114.
32. M. Ono et al., “Sub-59nm gate length N-MOSFET's with 10nm phosphorous S/D junctions,” 1993 IEEE IEDM Tech. Dig., pp. 119-121.
33. D. A. Antoniades and J. E. Chung, “Physics and technology of ultra short channel MOSFET's,” 1991 IEEE IEDM Tech. Dig., pp. 21-24.
34. D. Hisamoto et al., “A fully depleted lean channel transistor (DELTA)-a novel vertical ultrathin SOI MOSFET,” IEEE Electron Device Lett., vol. 11, pp. 36-38, Jan. 1990.
35. D. J. Frank et al., “Monte Carlo simulation of a 30nm dual gate mosfet: How short can Si go?” 1992 IEEE IEDM Dig. Papers, pp. 553-556.
36. T. Tanaka et al., “Ultrafast low power operation of P+N+ double-gate SOI MOSFETs,” 1994 Symp. VLSI Tech. Dig. of Papers, pp. 11-12.
37. K. Y. Toh et al., “An engineering model for short-channel MOS device,” IEEE J. Solid-State Circ., pp. 950-958, Aug. 1988.
38. B. Bakoglu, Circuits, Interconnections and Packaging for VLSI. Reading, MA: Addison-Wesley, 1990, pp. 198-200.
39. J. Davis, private communication.
40. M. Nagata, “Limitations, innovations and challenges of circuits and devices into a half micrometer and beyond,” IEEE J. Solid-State Circ., vol. 27, pp. 465-472, Apr. 1992.
41. Y. Nakogame et al., “An experimental 1.5v 64mb DRAM,” IEEE J. Solid-State Circ., vol. 26, pp. 465-472, Apr. 1991.
42. K. Ishibaski et al., “A 1-V TFT-load SRAM using a two-step work-voltage method,” IEEE J. Solid-State Circ., vol. 27, Nov. 1992.
43. T. Sakata et al., “Subthreshold-current reduction circuits for multi-gigabit DRAM's,” IEEE J. Solid-State Circ., vol. 29, pp. 761-769, July 1994.
44. K. Shimohigaski, “Low-voltage ULSI design,” IEEE J. Solid-State Circ., vol. 28, pp. 408-413, Apr. 1993.
45. Y. Nakagome, “Sub-1-V swing internal bus architecture for future low-power ULSI's,” IEEE J. Solid-State Circ., vol. 28, pp. 414–419, Apr. 1993.
46. Y. Taur et al., “High performance 0.1 mm, CMOS devices with 1.5 V power supply,” IEEE IEDM Tech. Dig., pp. 127-130, Dec. 1993.
47. Y. Mu et al., “An ultra low-power 0.1 um CMOS,” Symp. VLSI Tech. Dig., pp. 9-10, June 1994.
48. J. Burr and J. Shott, “A 200 m V self-testing encoder/decoder using standard ultra-low power CMOS,” IEEE ISSCC Dig., pp. 84-85, Feb. 1994.
49. H. B. Bakoglu and J. D. Meindl, “Optimal interconnection circuits for VLSI,” IEEE Trans. Electron Devices, vol. ED-37, pp. 903-909, May 1985.
50. H. T. Kung, “Why systolic architectures,” IEEE Compu., pp. 37-46, Jan. 1982.
51. J. A. B. Fortes and B. W. Wah, “Systolic arrays—from concept to implementation,” IEEE Compu., pp. 12-17, July 1987.
52. H. S. Stone and J. Cocke, “Computer architecture in the 1990's,” IEEE Compu., pp. 30-38, Sept. 1991.
53. K. Chin et al., “IBM enterprise system/9000 clock system: A technology and system perspective,” IBM J. Res. Develop., vol. 37, no. 5, pp. 867-874, Sept. 1992.
54. B. S. Landrum and R. L. Russo, “On a pin versus block relationship for partitioning of logic graphs,” IEEE Trans. Compu., vol. C-20, pp. 1469-1479, Dec. 1971.
55. W. E. Donath, “Placement and average interconnection lengths of computer logic,” IEEE Trans. Circ. and Syst., vol. CAS-26, pp. 272-277, Apr. 1979.
56. A. Masaki, “Possibilities of deep-submicrometer CMOS for very high speed computer logic,” Proc. IEEE, vol. 81, pp. 1311-1324, Sept. 1993.
57. G. A. Sai-Halasz, “High end processor trends and limits,” Proc. Interconnect Conf. on Advanced Microelectron. Device Proc., Sendai, Japan, pp. 753-760, Mar. 3-5, 1994.
58. J. C. Eble, private communication.
59. D. Halliday, R. Resnick, and J. Walker, Fundamentals of Physics, 4th ed. New York: Wiley, 1993.
60. S. G. Younis, “Asymptotically zero energy computing using split-level charge recovery logic,” Ph.D. dissertation, Dept. of EECS, MIT, 1994.
61. Proc. 1994 Int. Workshop on Low Power Design, Napa, CA, Apr. 1994.
62. V. De, private communication.
63. C. R. Barrett, “Silicon valley, what next,” MRS Bull., pp. 3-10, July 1993.
64. W. J. Spencer, “National interests in a global semiconductor industry,” Distinguished Lecturer Series, Georgia Inst. of Technol., Atlanta, GA, Oct. 3, 1994.
65. Semiconductor Ind. Assoc., The National Technology Roadmap for Semiconductors, 1994.