A High-Performance 0.5-μm BiCMOS Technology for Fast 4-Mb SRAM’s

IEEE Transactions on Electron Devices

Volumn 39, Issue 7, 1992, Pages 1669-1679

  Hayden, James D ^a   Mele, Thomas C ^a   Perera, Asanga H ^a   Burnett, David ^a   Walczyk, Fred W ^a   Lage, Craig S ^a   Baker, Frank K ^a   Woo, Michael ^a   Paulson, Wayne ^a   Lien, Mitch ^a   Denning, Dean ^a   See, Yee Chaung ^b   Cosentino, Stephen J ^b  

^a MOTOROLA INC   (United States)

^b MOTOROLA INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS, CMOS--DESIGN;

BICMOS TECHNOLOGY;

DATA STORAGE, SEMICONDUCTOR;

EID: 0026899987     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/16.141233     Document Type: Article

References (11)

1. B. Y. Nguyen, P. Tobin, M. Lien, M. Woo, J. Leiss, and J. D. Hayden, “Framed mask poly-buffered LOCOS isolation for submicron VLSI technology,” in ECS Spring 1990 Meeting Extended Abstracts, vol. 90–1, p. 614.
2. J. D. Hayden et al., “A high-performance half-micrometer generation CMOS technology for fast SRAM’s,” IEEE Trans. Electron Devices, vol. 38, pp. 876–886, Apr. 1991.
3. L. C. Parrillo, J. R. Pfiester, J.-H. Lin, E. O. Travis, and R. D. Sivan, “An advanced 0.5 μm CMOS disposable LDD spacer technology,” in 1989 Symp. on VLSI Technology, p. 31.
4. D. J. Roulston, Bipolar Semiconductor Devices. New York: McGraw Hill, 1990, p. 254.
5. S. Konaka, E. Yamamoto, K. Sakuma, Y. Amemiya, and T. Sakai, “A 20-ps Si bipolar Ic using advanced super self-aligned process technology with collector ion implantation.” IEEE Trans. Electron Devices, vol. 36, p. 1370, July 1989.
6. B. J. Mulvaney, W. B. Richardson, G. Siebers, and T. Crandle, PEP-PER 1.2. Austin, TX: Microelectronics and Computer Technology Corp., Jan. 1989.
7. W. L. Engl, MEDUSA (Version 4.1), Tech. Univ. of Aachen, West Germany.
8. RS/1, Release 4, BBN Software Products Corporation, Cambridge MA, Oct. 1988.
9. P. Ashbum, “Polysilicon emitter technology,” in BCTM Tech. Dig., Sept. 1989, p. 90.
10. T. Ikeda, A. Watanabe, Y. Nishio, I. Masuda, N. Tamba, M. Odaka. and K. Ogiue, “High-speed BiCMOS technology with a buried twin well structure,” IEEE Trans. Electron Devices, vol. ED-34, pp. 1304–1309, June 1987.
11. J. D. Burnett and C. Hu, “Modeling hot-carrier effects in polysilicon emitter bipolar transistors,” IEEE Trans. Electron Devices, vol. 35, pp. 2238–2244, Dec. 1988.