Modeling of the MOS Transistor for High Frequency Analog Design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 8, Issue 7, 1989, Pages 713-723

  Vandeloo, Paul J V ^a   Sansen, Willy M C ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIERS, OPERATIONAL--COMPUTER AIDED DESIGN; ELECTRIC NETWORKS--EQUIVALENT CIRCUITS; MATHEMATICAL TECHNIQUES--DIFFERENTIAL EQUATIONS; MATHEMATICAL TRANSFORMATIONS; MICROWAVE MEASUREMENTS;

HIGH FREQUENCY ANALOG MOS DESIGN; OPERATIONAL TRANSCONDUCTANCE AMPLIFIER; S-PARAMETER MEASUREMENTS; SMALL SIGNAL EQUIVALENT CIRCUITS;

SEMICONDUCTOR DEVICES, MOS;

EID: 0024703548     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.31528     Document Type: Article

References (24)

1. C. Turchetti, G. Masetti, and Y. Tsividis, “On the small-signal behaviour of the MOS Transistor in quasistatic operation,” Solid Stale Electron., vol. 26, no. 10, pp. 941–949, 1983.
2. M. Bagheri and Y. Tsividis, “A small signal dc-to-high-frequency nonquasistatic model for the four-terminal MOSFET valid in all regions of operations,” IEEE Trans. Electron Devices, vol. ED-32, pp. 2383–2391, Nov. 1985.
3. J.J. Paulos and D.A. Antoniadis, “Limitations of quasistatic capacitance models for the MOS transistor,” IEEE Electron Device Lett., vol. EDL-4, pp. 221–224, July 1983.
4. J.R. Burns, “High frequency characteristics of the insulated gate field effect transistor,” RCA Rev., pp. 385–418, Sept. 1967.
5. M.B. Das, “High frequency network properties of MOS transistors including the substrate resistivity effects,” IEEE Trans. Electron Devices, vol. ED-16, pp. 1049–1069, Dec. 1969.
6. Y. Tsividis and G. Masetti, “Problems in precision modeling of the MOS transistor for analog applications,” IEEE Trans. Computer-Aided Design, vol. CAD-3, pp. 72–79, Jan. 1984.
7. Y. Tsividis and G. Masetti, “Relation between incremental intrinsic capacitances and transconductances in MOS transistors,” IEEE Trans. Electron Devices. vol. ED-27, pp. 946–948, May 1980.
8. P. Vandeloo, “Modeling of the MOS transistor for high frequency analog design,” Ph.D. dissertation. Katholieke Universiteit Leuven. 1987.
9. D.E. Ward and R.W. Dutton “A charge-oriented model for MOS transistor capacitances.” IEEE J. Solid-State Circuits, vol. SC-13, pp. 703–707, Oct. 1978.
10. D.E. Ward, “Charge-based modeling of capacitance in MOS transistors,” Ph.D. dissertation. Integrated Circuit Laboratory, Stanford Univ., CA, June 1981.
11. S. Liu and L.W. Nagel. “Small-signal MOSFET models for analog circuit design,” IEEE J. Solid-State Circuits, vol. SC-17, pp. 983998, Dec. 1982.
12. A. Vladimirescu and S. Liu, “The simulation of MOS integrated circuits using SPICE2,” Electronics Res. Lab., University of California, Berkeley. Memo. ERL M80/7. Feb. 1980.
13. B.J. Sheu, D.L. Scharfetter. and P.K. Ko, “SPICE2 implementation of BSIM,” Electronics Res. Lab., University of California, Berkeley, Memo. UCB/ERL M85/42, May 24, 1985.
14. P.J. Vandeloo and W. Sansen. “Determination of the HF model parameters of the MOS transistor by using standard dropin test structures,” in IEEE Proc. Microelectronic Test Structures, vol. 1, pp. 97–101, Feb. 1988.
15. H. Khorramabadi, “High-frequency CMOS continuous time filters.” Electronics Res. Lab., University of California, Berkeley, Memo. UCB/ERL M85/19. Feb. 27. 1985.
16. K.C.K. Weng and P. Yang, “A direct measurement technique for small geometry MOS transistor capacitances,” IEEE Electron Device Lett., vol. EDL-6, pp. 40–42. Jan. 1985.
17. J.J. Paulos, D.A. Antoniadis, and Y.P. Tsividis, “Measurement of intrinsic capacitances of MOS transistors,” IEEE J. Solid-State Circuits Conf., pp. 238–239, 1982.
18. Hewlett Packard, “S-parameters circuit analysis and design,” Application Note 95.
19. P. Vandeloo and W. Sansen. “Measuring and fitting of the small signal model of the MOS transistor for high frequency applications.” IEEE Instrum. Meas. Technology Conf., IEEE Catalog 88CH2569-2, pp. 232–237, Apr. 1988.
20. Mingchen He, “A simplified error model for accurate measurement of high-frequency transistor S parameters,” IEEE Trans. Instrum. Meas., vol. IM-34, pp. 616–619, Dec. 1985.
21. E.F. Da Silva and M.K. McPhun, “Calibration of microwave network analyzer for computer corrected S parameter measurements.” Electron. Lett., vol. 9, no. 6, pp. 126–128, Mar. 1973.
22. W. Sansen and P. Vandeloo, “Modeling the MOS transistor at high frequencies,” Electron. Lett., vol. 22, no. 15, pp. 810–812, July 1986.
23. T.C. Choi, R.T. Kaneshiro, R.W. Broderson, P.R. Gray, W.B. Jett, and W. Wilcox, “High frequency CMOS switched capacitor filters for communication applications,” IEEE J. Solid-State Circuits, vol. SC-18, pp. 652–664, Dec. 1983.
24. W. Sansen, M. Steyaert, and P. Vandeloo, “Measurement of operational amplifier characteristics in the frequency domain,” IEEE Trans. Instrum. Meas., vol. IM-34, pp. 59–64, Mar. 85.