Resonant Tunneling Device with Multiple Negative Differential Resistance: Digital and Signal Processing Applications with Reduced Circuit Complexity

IEEE Transactions on Electron Devices

Volumn 34, Issue 10, 1987, Pages 2185-2191

  Sen, Susanta ^a   Capasso, Federico ^b   Cho, Alfred Y ^c   Sivco, Debbie ^c  

^a UNIVERSITY OF CALCUTTA   (India)

^b LUCENT TECHNOLOGIES   (United States)

^c NONE

Author keywords

[No Author keywords available]

Indexed keywords

DATA STORAGE, SEMICONDUCTOR - FABRICATION; ELECTRONIC CIRCUITS, FREQUENCY MULTIPLYING - FABRICATION;

MULTIPLE NEGATIVE DIFFERENTIAL RESISTANCE; RESONANT TUNNELING DEVICE;

SEMICONDUCTOR DEVICES;

EID: 0023436796     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/T-ED.1987.23215     Document Type: Article

References (18)

1. F. Capasso, K. Mohammed, and A. Y. Cho, “Resonant tunneling through double barriers, perpendicular quantum transport phenomena in superlattice and their device applications,” IEEE J. Quantum Electron., vol. QE-22, pp. 1853-1869, 1986.
2. E. R. Brown, T. C. L. G. Sollner, W. D. Goodhue, and C. D. Parker, ' 'Millimeter-band oscillations based on resonant tunneling in a double barrier diode at room temperature,” Appl. Phys. Lett., vol. 50, pp. 83-85, 1987.
3. H. Toyoshima, Y. Ando, A. Okamoto, and T. Itoh, “New resonant tunneling diode with a deep quantum well,” Japan. J. Appl. Phys., vol. 25, pp. L786-L788, 1986.
4. H. Morkoç, J. Chen, U. K. Reddy, T. Henderson, and S. Luryi, “Observation of a negative differential resistance due to tunneling through a single barrier into a quantum well,” Appl. Phys. Lett., vol. 49, pp. 70-72, 1986.
5. F. Capasso and R. A. Kiehl, “Resonant tunneling transistor with quantum well base and high-energy injection: A new negative differential resistance device,” J. Appl. Phys., vol. 58, pp. 1366-1368, 1985.
6. N. Yokoyama, K. Imamura, S. Muto, S. Hiyamizu, and N. Nishi, “A new functional resonant tunneling hot electron transistor (RHET),” Japan. J. Appl. Phys., part 2, vol. 24, pp. L583-L584, 1985.
7. F. Capasso, S. Sen, A. C. Gossard, A. L. Hutchinson, and J. H. English,Quantum well resonant tunneling bipolar transistor operating at room temperature “Quantum well resonant tunneling bipolar transistor operating at room temperature,” IEEE Electron Device Lett., vol. EDL-7, pp. 573-576, 1986.
8. T. Futatsugi, Y. Yamaguchi, K. Ishii, K. Imamura, S. Muto, N. \Yokoyama, and A. Shibatomi, “A resonant-tunneling bipolar transistor (RBT): A proposal and demonstration for new functional devices with high current gains,” in IEDM Tech. Dig., pp. 286-289, 1986.
9. F. Capasso, S. Sen, F. Beltram, and A. Y. Cho, “A resonant tunneling gate field-effect transistor,” Electron. Lett., vol. 23, pp. 225226, Feb. 26, 1987.
10. T. K. Woodward, T. C. McGill, and R. D. Burnham, “Experimental realization of a resonant tunneling transistor,” Appl. Phys. Lett., vol. 50, pp. 451-453, 1987.
11. B. Vinter and A. Tardella, “Tunneling transfer field effect transistor: A negative transconductance device,” Appl. Phys. Lett., vol. 50, pp. 410-412, 1987.
12. A. R. Bonnefoi, D. H. Chow, and T. C. McGill, “Inverted base-collector tunnel transistors,” Appl. Phys. Lett., vol. 47, pp. 888-890, 1985.
13. S. Luryi and F. Capasso, “Resonant tunneling of two dimensional electrons through a quantum wire: A negative transconductance device,” Appl. Phys. Lett., vol. 47, pp. 1347-1349, 1985; see also “Erratum,” Appl. Phys. Lett., vol. 48, p. 1693, 1986.
14. G. H. Heilmeier, “Microelectronics: End of the beginning or beginning of the end?,” in IEDM Tech. Dig., pp. 2-5, 1984.
15. F. Capasso, “New high speed quantum well and variable gap Superlattice devices,” in Picosecond Electronic and Optoelectronics, G. A. Mourou, D. M. Bloom, and C. H. Lee, Eds. Berlin: Springer, 1985, pp. 112-130.
16. S. Luryi, A. Kastalsky, A. C. Gossard, and R. H. Hendel, “Charge injection transistor based on real-space hot-electron transfer,” IEEE Trans. Electron. Devices, vol. ED-31, pp. 832-839, 1984.
17. C. Rine, Ed., Computer Science and Multiple Valued Logic. Amsterdam: North-Holland, 1977.
18. A. Heung and H. T. Mouftah, “An all-CMOS ternary identity cell for VLSI implementation,” Electron. Lett., vol. 20, pp. 221-222, Mar. 1, 1984.