메뉴 건너뛰기




Volumn 4, Issue 4, 1985, Pages 472-481

Techniques for Small-Signal Analysis of Semiconductor Devices

Author keywords

[No Author keywords available]

Indexed keywords

MATHEMATICAL TECHNIQUES - NUMERICAL METHODS;

EID: 0021508096     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/TCAD.1985.1270145     Document Type: Article
Times cited : (45)

References (26)
  • 1
    • 0020588565 scopus 로고
    • Device modeling
    • Jan.
    • W. L. Engl, H. K. Dirks, and B. Meinerzhagen, “Device modeling,” Proc. IEEE, vol. 71, no. 1, pp. 10–33, Jan. 1983.
    • (1983) Proc. IEEE , vol.71 , Issue.1 , pp. 10-33
    • Engl, W.L.1    Dirks, H.K.2    Meinerzhagen, B.3
  • 3
    • 0014836852 scopus 로고
    • Numerical solutions for a one-dimensional silicon n-p-n-transistor
    • Aug.
    • B. V. Gokhale, “Numerical solutions for a one-dimensional silicon n-p-n-transistor,” IEEE Trans. Electron Devices, vol. ED-17, pp. 594–602, 602, Aug. 1970.
    • (1970) IEEE Trans. Electron Devices , vol.ED-17 , pp. 594-602
    • Gokhale, B.V.1
  • 4
    • 0015025354 scopus 로고
    • A small-signal calculation for one-dimensional transistors
    • Mar.
    • M. Kurata, “A small-signal calculation for one-dimensional transistors,” IEEE Trans. Electron Devices, vol. ED-18, pp. 200–210, Mar. 1971.
    • (1971) IEEE Trans. Electron Devices , vol.ED-18 , pp. 200-210
    • Kurata, M.1
  • 5
    • 0015573476 scopus 로고
    • Exact frequency dependent complex admittance of the MOS diode including surface states, Shockley-Read-Hall (SRH) impurity effects, and low temperature dopant impurity response
    • Jan.
    • V. Temple and J. Shewchun, “Exact frequency dependent complex admittance of the MOS diode including surface states, Shockley - Read-Hall (SRH) impurity effects, and low temperature dopant impurity response,” Solid-State Electron., vol. 16, no. 1, pp. 93–113, Jan. 1973.
    • (1973) Solid-State Electron. , vol.16 , Issue.1 , pp. 93-113
    • Temple, V.1    Shewchun, J.2
  • 6
    • 0015656870 scopus 로고
    • Application of the transmission line equivalent circuit model to the analysis of the PN junction admittance under d.c. bias
    • Aug.
    • C. F. Smiley, L. D. Yau, and C. T. Sah, “Application of the transmission line equivalent circuit model to the analysis of the PN junction admittance under d.c. bias,” Solid-State Electron., vol. 16, no. 8, pp. 895–901, Aug. 1973.
    • (1973) Solid-State Electron. , vol.16 , Issue.8 , pp. 895-901
    • Smiley, C.F.1    Yau, L.D.2    Sah, C.T.3
  • 7
    • 0016102630 scopus 로고
    • Application of the small-signal transmission line equivalent circuit model to the a.c., d.c. and transient analysis of semiconductor devices
    • Sept.
    • M. A. Green and J. Shewchun, “Application of the small-signal transmission line equivalent circuit model to the a.c., d.c. and transient analysis of semiconductor devices,” Solid-State Electron., vol. 17, no. 9, pp. 941–949, Sept. 1974.
    • (1974) Solid-State Electron. , vol.17 , Issue.9 , pp. 941-949
    • Green, M.A.1    Shewchun, J.2
  • 8
    • 0015561910 scopus 로고
    • A two-dimensional numerical FET model for DC, AC, and large-signal analysis
    • Jan.
    • M. Reiser, “A two-dimensional numerical FET model for DC, AC, and large-signal analysis,” IEEE Trans. Electron Devices, vol. ED-20, 20, pp. 35–45, Jan. 1973.
    • (1973) IEEE Trans. Electron Devices , vol.ED-20 , Issue.20 , pp. 35-45
    • Reiser, M.1
  • 9
    • 0018027059 scopus 로고
    • A charge-oriented model for MOS transistor capacitances
    • Oct.
    • D. E. Ward and R. W. Dutton, “A charge-oriented model for MOS transistor capacitances,” IEEE J. Solid-State Circuits, vol. SC-13, pp. 703–707, Oct. 1978.
    • (1978) IEEE J. Solid-State Circuits , vol.SC-13 , pp. 703-707
    • Ward, D.E.1    Dutton, R.W.2
  • 10
    • 0011647005 scopus 로고
    • A general four-terminal charging-current model for the insulated-gate field-effect transistor-I
    • May
    • J. A. Robinson, Y. A. El-Mansy, and A. R. Boothroyd, “A general four-terminal charging-current model for the insulated-gate field-effect transistor-I,” Solid-State Electron., vol. 23, no. 5, pp. 405–410, May 1980.
    • (1980) Solid-State Electron. , vol.23 , Issue.5 , pp. 405-410
    • Robinson, J.A.1    El-Mansy, Y.A.2    Boothroyd, A.R.3
  • 11
    • 0020193283 scopus 로고
    • A description of MOS internodal capacitances for transient simulation
    • Oct.
    • G. W. Taylor, W. Fichtner, and J. G. Simmons, “A description of MOS internodal capacitances for transient simulation,” IEEE Trans. Computer-Aided Design, vol. CAD-1, pp. 150–156, Oct. 1982.
    • (1982) IEEE Trans. Computer-Aided Design , vol.CAD-1 , pp. 150-156
    • Taylor, G.W.1    Fichtner, W.2    Simmons, J.G.3
  • 12
    • 0014780722 scopus 로고
    • An integral charge control model of bipolar transistors
    • May-June
    • H. K. Gummel and H. C. Poon, “An integral charge control model of bipolar transistors,” Bell Syst. Tech. J., vol. 49, no. 5, pp. 827–852, 852, May-June 1970.
    • (1970) Bell Syst. Tech. J. , vol.49 , Issue.5 , pp. 827-852
    • Gummel, H.K.1    Poon, H.C.2
  • 13
    • 0018702525 scopus 로고
    • The calculation of small signal parameters and sensitivities from the spatial analysis of semiconductor devices
    • Boole Press Limited, Dublin, Ireland
    • M. van der Woude, “The calculation of small signal parameters and sensitivities from the spatial analysis of semiconductor devices,’ in Proc. First Int. Conf. on the Numerical Analysis of Semiconductor Devices (NASECODE I), Boole Press Limited, Dublin, Ireland, pp. 296–298, 1979.
    • (1979) Proc. First Int. Conf. on the Numerical Analysis of Semiconductor Devices (NASECODE I) , pp. 296-298
    • van der Woude, M.1
  • 14
    • 84939366410 scopus 로고    scopus 로고
    • Extraction of quasi-static capacitance from numerical device simulation data
    • Boston, MA, Nov. 2–4
    • S. E. Laux, “Extraction of quasi-static capacitance from numerical device simulation data,” presented at the Joint SIAM-IEEE Conf. Numerical Simulation of VLSI Devices, Boston, MA, Nov. 2–4, 1982.
    • Joint SIAM-IEEE Conf. Numerical Simulation of VLSI Devices
    • Laux, S.E.1
  • 15
    • 0019676123 scopus 로고
    • Modeling of bipolar device structures—physical simulation
    • Dec.
    • J. L. D’Arcy, E. J. Prendergast, and P. Lloyd, “Modeling of bipolar device structures—physical simulation,” in IEDM Tech. Dig., pp. 516–519, 519, Dec. 1981.
    • (1981) IEDM Tech. Dig. , vol.519 , pp. 516-519
    • D’Arcy, J.L.1    Prendergast, E.J.2    Lloyd, P.3
  • 18
    • 0020764697 scopus 로고
    • Harmonic distortion in a one-dimensional p-n-p transistor
    • June
    • J. Machek and W. Fulop, “Harmonic distortion in a one-dimensional p-n-p transistor,” Solid-State Electron., vol. 26, no. 6, pp. 525–536, June 1983.
    • (1983) Solid-State Electron. , vol.26 , Issue.6 , pp. 525-536
    • Machek, J.1    Fulop, W.2
  • 20
    • 0003751444 scopus 로고    scopus 로고
    • Charge-based modeling of capacitance in MOS transistors
    • Ph.D. Dissertation, Stanford Univ., Stanford, CA
    • D. E. Ward, “Charge-based modeling of capacitance in MOS transistors,” Ph.D. Dissertation, Stanford Univ., Stanford, CA, June 1981.
    • Ward, D.E.1
  • 21
    • 0020180679 scopus 로고
    • Numerical solution of the semiconductor transport equations with current boundary conditions
    • Sept.
    • B. M. Grossman and M. J. Hargrove, “Numerical solution of the semiconductor transport equations with current boundary conditions,” IEEE Trans. Electron Devices, vol. ED-30, no. 9, pp. 1092–1096, 1096, Sept. 1983.
    • (1983) IEEE Trans. Electron Devices , vol.ED-30 , Issue.9 , pp. 1092-1096
    • Grossman, B.M.1    Hargrove, M.J.2
  • 23
    • 0015021073 scopus 로고
    • Transition region capacitance of diffused p-n junctions
    • Mar.
    • B. R. Chawla and H. K. Gummel, “Transition region capacitance of diffused p-n junctions,” IEEE Trans. Electron Devices, vol. ED-18, pp. 178–195, Mar. 1971.
    • (1971) IEEE Trans. Electron Devices , vol.ED-18 , pp. 178-195
    • Chawla, B.R.1    Gummel, H.K.2
  • 24
    • 33645482889 scopus 로고
    • The equivalent circuit model in solid-state electronics-III: Conduction and displacement currents
    • Dec.
    • C. T. Sah, “The equivalent circuit model in solid-state electronics-III: Conduction and displacement currents,” Solid-State Electron., vol. 13, no. 12, pp. 1547–1575, Dec. 1970.
    • (1970) Solid-State Electron. , vol.13 , Issue.12 , pp. 1547-1575
    • Sah, C.T.1
  • 25
    • 0021508104 scopus 로고    scopus 로고
    • A general control-volume formulation for modeling impact ionization in semiconductor transport
    • S. E. Laux and B. M. Grossman, “A general control-volume formulation for modeling impact ionization in semiconductor transport,” this issue, pp. 520–526.
    • Laux, S.E.1    Grossman, B.M.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.