Insulated-Gate Planar Thyristors: II—Quantitative Modeling

IEEE Transactions on Electron Devices

Volumn 27, Issue 2, 1980, Pages 387-394

  Scharf, Brad W ^a   Plummer, James D ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

THYRISTORS;

EID: 0018986006     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/T-ED.1980.19872     Document Type: Article

References (29)

1. B. W. Scharf and J. D. Plummer, “An MOS-controlled triac device,” in Dig. Tech. Papers, Int. Solid-State Circuits Conf. (San Francisco, CA, 1978), pp. 222–223.
2. J. D. Plummer and B. W. Scharf, “Insulated-gate planar thyristors: I-Structure and basic operation,” this issue, pp. 380–387.
3. T. K. Young and R. W. Dutton, “Mini-MSINC—A minicomputer simulator for MOS circuits with modular build-in model,” IEEE J. Solid-State Circuits, vol. SC-11, pp. 730–732, Oct. 1976.
4. D. A. Divekar, “Device modeling for statistical circuit simulation,” Ph.D. dissertation, Stanford Electronics Laboratories, Stanford University, Stanford, CA, Tech. Rep. 5021–3, 1978, ch. 1.
5. M. D. Pocha and R. W. Dutton, “A computer-aided design model for high voltage double diffused MOS (DMOS) transistors,” IEEE J. Solid-State Circuits, vol. SC-11, pp. 718–726, Oct. 1976.
6. R. S. C. Cobbold, Theory and Applications of Field Effect Transistors. New York: Wiley, 1970, pp. 230–244.
7. H. G. Lee, J. D. Sansbury, R. W. Dutton, and J. L. Moll, “Modeling and measurement of surface impurity profiles of laterally diffused regions,” IEEE J. Solid-State Circuits, vol. SC-13, pp. 455–461, Aug. 1978.
8. D. Frohman-Benchkowsky, “On the effect of mobility variation on MOS device characteristics,” Proc. IEEE (Lett.), vol. 56, pp. 217–218, Feb. 1968.
9. S. R. Hofstein and G. Warfield, “Carrier mobility and current saturation in the MOS transistor,” IEEE Trans. Electron Devices, vol. ED-12, p. 129, Mar. 1969.
10. D.C. D'Avanzo, S. R. Combs, and R. W. Dutton, “Effects of the diffused impurity profile on the dc characteristics of VMOS and DMOS devices,” IEEE J. Solid-State Circuits, vol. SC-12, pp. 356–362, Aug. 1977.
11. B. W. Scharf, “An insulated-gate thyristor structure, principles of operation and design,” Ph.D. dissertation, Stanford Electronics Laboratories, Stanford University, Stanford, CA, to be published.
12. D. Leistiko, A. S. Grove, and C. T. Sah, “Electron and hole mobilities in inversion layers on thermally oxidized silicon surfaces,” IEEE Trans. Electron Devices, vol. ED-12, pp. 248–254, May 1965.
13. F. F. Fang and A. B. Fowler, “Hot electron effects and saturation velocities in silicon inversion layers,” J. Appl. Phys., vol. 41, pp. 1825–1831, vol. 41.
14. D. Frohman-Benchkowsky and A. S. Grove, “Conductance of MOS transistors in saturation,” IEEE Trans. Electron Devices, vol. ED-16, pp. 108–113, Jan. 1969.
15. H. K. Gummel and H. C. Poon, “An integral charge control model of bipolar transistors,” Bell Syst. Tech. J., vol. 49, pp. 827–852, May/June 1970.
16. L. W. Nagel, “SPICE 2: A computer program to simulate semiconductor circuits,” Electronics Research Laboratory, University of California, Berkeley, CA, Memo ERL-M520, pp. A2.11–A2.32, 1975.
17. D. B. Estreich, A. Ochoa, Jr., and R. W. Dutton, “An analysis of latch-up prevention in CMOS IC's using an epitaxial-buried layer process,” in IEDM Tech. Dig. (Washington, DC, Dec. 1978), pp. 230–234.
18. A. Herlet and K. Raithel, “Forward characteristics of thyristors in the fired state,” Solid-State Electron., vol. 9, pp. 1089–1105, 1966.
19. R. N. Hall, “Power rectifiers and transistors,” Proc. IRE, vol. 40, pp. 1512–1518, Nov. 1952.
20. N. H. Fletcher, “The high current limit for semiconductor junction devices,” Proc. IRE, vol. 45, pp. 862–872, June 1957.
21. N. R. Howard and G. W. Johnson, “P+IN+ silicon diodes at high forward current densities,” Solid-State Eelctron., vol. 8, pp. 275–284, Mar. 1965.
22. A. Herlet, “The forward characteristics of silicon power rectifiers at high current densities,” Solid-State Electron., vol. 11, pp. 717–742, 1968.
23. S. C. Choo, “Effect of carrier lifetime on the forward characteristics of high-power devices,” IEEE Trans. Electron Devices, vol. ED-17, pp. 647–652, Sept. 1970.
24. D.C. D'Avanzo, R. D. Rung, and R. W. Dutton, “Spreading resistance for impurity profiles,” Stanford Electronics Laboratories, Stanford University, Stanford, CA, Tech. Rep. TR 5013-2, Feb. 1977.
25. J. Corner, R. Sittig, and W. Zimmermann, “Analysis and measurement of carrier lifetimes in the various operating modes of power devices,” Solid-State Electron., vol. 17, pp. 1099–1106, 1974.
26. B. J. Baliga and E. Sun, “Lifetime control in power rectifiers and thyristors using gold, platinum and electron radiation,” in IEDM Tech. Dig. (Washington, DC, 1976), pp. 495–498.
27. H. F. Wolf, Semiconductors. New York: Wiley, 1971, p. 324.
28. D. M. Caughey and R. E. Thomas, “Carrier mobilities in silicon empirically related to doping and field,” Proc. IEEE (Lett.), vol. 55, pp. 2192–2193, Dec. 1967.
29. M. S. Adler and V. A. K. Temple, “Accurate calculations of the forward drop of power rectifiers and thyristors,” in IEDM Tech. Dig. (Washington, DC, 1976), pp. 499–503.