A low-power and high-performance CMOS fingerprint sensing and encoding architecture

European Solid-State Circuits Conference

Volumn , Issue , 1998, Pages 324-327

  Jung, Stefan ^a,b   Thewes, Roland ^a   Scheiter, Thomas ^a   Goser, Karl ^b   Weber, Werner ^a  

^a SIEMENS AG   (Germany)

^b TU DORTMUND UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITIVE FINGERPRINT SENSORS; ENCODING ARCHITECTURE; HIGH-PERFORMANCE CMOS; IMAGE PROCESSING ALGORITHM; LOW-POWER DISSIPATION; MASSIVE PARALLELISM; PERSON IDENTIFICATION; SIMULATIONS AND MEASUREMENTS;

SMART CARDS;

IMAGE PROCESSING;

EID: 0013316067     PISSN: 19308833     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIR.1998.186274     Document Type: Conference Paper

References (8)

1. M. Tartagni and R. Guerrieri. A 390dpi Live Fingerprint Imager Based on Feedback Capacitive Sensing Scheme. In ISSCC, Digest of Technical Papers, pages 200-201, 1997.
2. D. Inglis et al. A Robust, 1.8V 250/iW Direct-Contact 500dpi Fingerprint Sensor. In ISSCC, Digest of Technical Papers, pages 284-285, 1998.
3. A.R Fitz and R.J. Green. Fingerprint Pre-Processing on a Hexagonal Grid. In European Convention on Security and Detection, pages 257-260, 1995.
4. R.C. Staunton. An Analysis of Hexagonal Thinning Algorithms and Skeletal Representations. Pattern Recognition, 29:1131-1146, 1997.
5. M. Horowitz, T. Indermaur, and R. Gonzalez. Low-Power Digital Design. In IEEE Symposium on Low Power Electronics, pages 8-11, 1994.
6. T. Shibata and T. Ohmi. A Functional MOS Transistor Featuring Gate-Level Weighted Sum and Threshold Operations. IEEE Trans. Electron Devices, 39:1444-1455, 1992.
7. W. Weber, S.J. Prange, R. Thewes, E. Wohlrab, and A. Luck. On The Application of the Neuron MOS Transistor Principle for Modem VLSI Design. IEEE Trans. Electron Devices, 43:1700-1708, 1996.
8. A. Luck, R. Thewes, K. Goser, and W. Weber. Robust Design of Threshold Logic Circuits Using Neuron MOS Transistors, submitted to ESSDERC'98.