A 1.2V 500MHz 32-bit carry-lookahead adder

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn 2, Issue , 2001, Pages 765-768

  Cheng, Kuo Hsing ^a   Lee, Wen Shiuan ^a   Huang, Yung Chong ^a  

^a TAMKANG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

CARRY LOOK-AHEAD ADDER; CLOCK FREQUENCY; CMOS TECHNOLOGY; FULL VOLTAGE; FULL-SWING; HIGH SPEED; INTERNAL NODES; LOW-VOLTAGE APPLICATIONS; OPERATION SPEED; POWER DISSIPATION; POWER SUPPLY; SUPPLY VOLTAGES; TRUE-SINGLE-PHASE-CLOCKING;

CARRY LOGIC; CMOS INTEGRATED CIRCUITS;

ADDERS;

EID: 0013031309     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. A. Weinberger and J. L. Smith, "A logic for high speed addition, " Nat. Bur. Stand. Circ., 1958, pp. 3-12.
2. R. P. Brent and H. T. Kung, "A regular layout for parallel adders, " IEEE Trans. Comput., vol. C-31, 1982, pp. 280-284.
3. S. Waser and M. J. Flynn, Introduction to Arithmetic for Digital System Design., New York: CBS, 1982, ch.3.
4. I. S. Hwang and A. L. Fisher, "Ultra fast compact 32-bit CMOS adder in multiple-output domino logic, " IEEE J. Solid-state Circuit, vol. 24, 1989, pp. 358-369.
5. B. W. Y. Wei and C. D. Thompson, "Area-time optimal adder design, " IEEE Trans. Comput., vol. 39, 1990, pp. 666-675.
6. th Symp. Comp. Arithmetic, Sept. 1990, pp. 96-103.
7. P. K. Chan and M. D. F. Schlag, "Analysis and design of CMOS Manchesteradders with variable carry-skip, " IEEE Trans. Comput. vol. 39, 1990, pp. 983-992.
8. A. Guyot et al., "A way to build efficient carry skip adders, " IEEE Trans.Comput., vol. C-36, 1987, pp. 1144-1151.
9. O. J. Bedrij, "Carry-select adder, " IRE Trans. Elec. Comp., vol. EC-11, 1962, pp.340-346.
10. J. Sklansky, "Conditional-sum addition logic, " IRE Trans. Elec. Comp., vol.EC-9, 1960, pp. 226-231.
11. T. Lynch and E. E. Swartzlander, "A spanning tree carry lookahead adder, " IEEE Trans. Comput. vol. C-41, 1992, pp. 931-939.
12. T. k. Callway and E. E. Swartzlander, "Optimizing arithmetic elements for sigmal processing, " in VLSI sig. Proc. Vol. V, K, Yao et al, Ed. New York, NY: IEEE, 1992, pp.91-100.
13. D. Dozza, M. Gaddoni, and G. Baccarani, "A 3.5ns, 64 bit, carry-lookahead adder, " 1996 IEEE Inter. Symp. On Circuit and Systems, vol. II June 1996, pp. 297-300.
14. Kuo-Hsing Cheng, and Yung-Chong Huang, "The Non-full Voltage Swing TSPC (NSTSPC) Logic Design, " Proceedings of The Second IEEE Asia Pacific Conference on ASICs, Hotel Shilla Cheju Cheju, Korea August 28-30, 2000 pp.37-40.