New symmetrical buffer design for VLSI applications

International Journal of Electronics

Volumn 88, Issue 7, 2001, Pages 779-787

  Chow, Hwang Cherng ^a   Feng, Wu Shiung ^a  

^a CHANG GUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0012931518     PISSN: 00207217     EISSN: None     Source Type: Journal    
DOI: 10.1080/00207210110058148     Document Type: Article

References (11)

1. DEPAOLIS, M. V., 1986, Symmetrical output complementary buffer. US Patent 4617477.
2. HARA, H., and UENO, M., 1990, Complementary signal output circuit with reduced skew. US Patent 4950920.
3. HELLER, L. G., GRIFFIN, W. R., DAVIS, J. W., and THOMA, N. G., 1984, Cascode voltage switch logic: a differential logic family. Proceedings of International Solid-State Circuit Conference (IEEE), 16-17.
4. KHOO, K., and WILLSON, A. N., 1994, Low power CMOS clock buffer. Proceedings of International Symposium on Circuits and Systems (IEEE), 355-358.
5. META SOFTWARE, 1996, Hspice User's Manual.
6. MU, F., and SEVENSSON, C., 1999, High speed multistage CMOS clock buffer with pulse width control loop. Proceedings of International Symposium on Circuits and Systems (IEEE), 541-544.
7. PFENNINGS, L. C., MOL, W., BASTIAENS, J., and DIJK, J., 1985. Differential split-level CMOS logic for subnanosecond speeds. Proceedings of International Solid-State Circuit Conference (IEEE), 212-213.
8. SHOJI, M., 1986, Elimination of process-dependent clock skew in CMOS VLSI. IEEE Journal of Solid-State Circuits, 21, 875-880.
9. SHOJI, M., 1988, CMOS digital circuit technology (Englewood Cliffs, NJ: Prentice-Hall), pp. 383-389.
10. WANG, C.-C., and WU, J.-C., 1997, Efficiency improvement in charge pump circuits. IEEE Journal of Solid-State Circuits, 32, 852-860
11. WATSON, R. B., and IKNAIAN, R. B., 1995, Clock-buffer-chip with multiple target automatic skew compensation. Proceedings of International Solid-State Circuit Conference (IEEE), 106-107.