Fast instruction cache simulation for hard ware/software co-design

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E82-A, Issue 11, 1999, Pages 2475-2484

  Lajolo, Marcello ^a   Lavagno, Luciano ^b   Sangiovanni Vincentelli, Alberto ^c  

^a POLITECNICO DI TORINO   (Italy)

^b UNIVERSITY OF UDINE   (Italy)

^c UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Cache memories; Co simulation

Indexed keywords

EID: 0011696732     PISSN: 09168508     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (18)

1. A.J. Smith Two methods for the efficient analysis of memory address data IEEE Trans. Software Eng. vol.SE-3 pp.94-101 Jan. 1977.
2. A.J. Smith Cache evaluation and the impact of workload choices Proc. 12th Ann. Int. Symp. Computer Architecture vol.13 pp.63-73 June 1985.
3. A. Agarwal R.L. Site and M. Horowitz ATUM: A new technique for capturing address traces using microcode Proc. 13th Ann. Int. Symp. Computer Architecture vol.14 pp.119-127 June 1986.
4. A. Borg R.E.L. Kessler and D.W. Wall Generation and analysis of very long address traces Proc. 17th Ann. Int. Symp. Computer Architecture pp.270-279 June 1990.
5. L. Liu and J.K. Peir Cache sampling by sets IEEE Trans. VLSI Systems vol.1 pp.98-105 June 1993.
6. Z. Wu and W. Wolf Iterative cache simulation of embedded CPUs with trace stripping Proc. Int. Workshop on Hardware/Software Codesign May 1999.
7. Y. Li S. Malik and A. Wolfe Performance estimation of embedded software with instruction cache modeling Proc. Int. Conf. Computer-Aided Design Nov. 1995.
8. Y. Li S. Malik and A. Wolfe Cache modeling for realtime software: Beyond direct mapped instruction cache Proc. of the IEEE Real-Time Systems Symposium Dec. 199G.
9. F. Mueller and D.B. Whalley Fast instruction cache analysis via static cache simulation Proc. of the 28th Annual Simulation Symposium April 1995.
10. E.D.G. Kanbier O. Teman and E.D. Cranston A cache visualization tool Computer pp.71-78 July 1997.
11. D.B. Kirk SMART (strategic memory allocation for realtime) cache design Proc. Int. Workshop on Responsive Computer Systems 1993.
12. A. Wolfe Software-Based Cache Partitioning for RealTime Applications Proc. Int. Workshop on Responsive Computer Systems 1993.
13. Pisa RETIS Group http://retis.sssup.it/research/rtos.html.
14. F. Balarin M. Chiodo P. Giusto H. Hsieh A. Jurcska L. Lav-agno C. Passeronc A. Sangiovanni-Vincentclli E. Scntovich K. Suzuki and B. Tabbara Hardwaresoftware Co-Design of Embedded Systems: The POLIS Approach. Kluwer Academic Publishers Nonvcll MA. 1997.
15. PTOLEMY Home Page http://ptolemy.eecs.berkeley.edu.
16. K. Suzuki and A. Sangiovanni-Vincentelli Efficient software performance estimation methods for hardware/software codesign Proc. Design Automation Conf. pp.605-610 June 1996.
17. J. Liu M. Lajolo and A. Sangiovanni-Vincentelli Software timing analysis using HW/SW cosimulation and instruction set simulator Proc. Int. Workshop on Hardware/Software Codesign pp.65-G9 March 1998.
18. M. Lajolo M. Lazarescu and A. Sangiovanni-Vincentelli A compilation-based software estimation scheme for hardware/software co-simulation Proc. Int. Workshop on Hardware/Software Codesign May 1999.