메뉴 건너뛰기




Volumn , Issue , 2000, Pages 24-27

Modeling stresses in ultra-thin flip chips

Author keywords

Assembly; Compressive stress; Elasticity; Flip chip; Laboratories; Production; Silicon; Soldering; Thermal stresses; Viscosity

Indexed keywords

ASSEMBLY; CHIP SCALE PACKAGES; COATINGS; COMPRESSIVE STRESS; ELASTICITY; ELECTRONICS PACKAGING; JOINING; LABORATORIES; MANUFACTURE; PRODUCTION; SILICON; SOLDERING; SPARK PLUGS; THERMAL STRESS; VISCOSITY;

EID: 0011587020     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ADHES.2000.860567     Document Type: Conference Paper
Times cited : (7)

References (5)
  • 1
    • 84952305180 scopus 로고    scopus 로고
    • Effect of Curing-Induced Hydrostatic Stresses on Life of Underfilled Area-Array Solder Interconnects
    • Hawaii, June
    • K. Darbha, J. Okura, S. Shetty, A. Dasgupta, T. Reinikainen, J. Zhu, J. Caers: "Effect of Curing-Induced Hydrostatic Stresses on Life of Underfilled Area-Array Solder Interconnects"; InterPACK '99, Hawaii, June 1999, pp. 1913-1920
    • (1999) InterPACK '99 , pp. 1913-1920
    • Darbha, K.1    Okura, J.2    Shetty, S.3    Dasgupta, A.4    Reinikainen, T.5    Zhu, J.6    Caers, J.7
  • 2
    • 0031357238 scopus 로고    scopus 로고
    • Solder Joint Fatigue Life Model
    • edited by R. Mahidhara, D. Frear, S. Sastry, K. Murty, P. Liaw, W. Winterbottom, The Minerals, Metals & Materials Society
    • R. Darveaux: "Solder Joint Fatigue Life Model"; Design and Reliability of Solders and Solder Interconnections edited by R. Mahidhara, D. Frear, S. Sastry, K. Murty, P. Liaw, W. Winterbottom, The Minerals, Metals & Materials Society, 1997, pp. 213-218
    • (1997) Design and Reliability of Solders and Solder Interconnections , pp. 213-218
    • Darveaux, R.1
  • 4
    • 0032163194 scopus 로고    scopus 로고
    • Process Induced Stresses of a Flip-Chip Packaging by Sequential Processing Modeling Technique
    • Sep
    • J. Wang, Z. Qian, S. Liu: "Process Induced Stresses of a Flip-Chip Packaging by Sequential Processing Modeling Technique"; Journal of Electronic Packaging, vol. 120, Sep 1998
    • (1998) Journal of Electronic Packaging , vol.120
    • Wang, J.1    Qian, Z.2    Liu, S.3
  • 5
    • 4744344916 scopus 로고    scopus 로고
    • Microstructural Modelling and Electronic Interconnect Reliability
    • July
    • P. Winter, E. Wallach: "Microstructural Modelling and Electronic Interconnect Reliability"; Soldering & Surface Mount Technology, n. 26, July 1997
    • (1997) Soldering & Surface Mount Technology , Issue.26
    • Winter, P.1    Wallach, E.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.