MSPARC: Multithreading in real-time architectures

Journal of Universal Computer Science

Volumn 6, Issue 10, 2000, Pages 1034-1051

  Metzner, Alexander ^a   Niehaus, Jürgen ^a  

^a UNIVERSITY OF OLDENBURG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0009415133     PISSN: 0948695X     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (30)

1. R. A. Iannucci, G. R, Gao, R. H. Halstead, J. Smith, editors: Multithreaded computer architecture : A summary of the state of the art. Kluwer Academic. 1994
2. B. J. Smith: Architecture and application of the HEP multiprocessor computer system. SPIE 298, pages 191-202. 1981
3. D. Tullsen, S. Eggers, H. Levy: Simultaneous multithreading: Maximizing on-chip parallelism. 22nd ACM International Symposium on Computer Architecture, pages 392-403. 1995
4. D. Tullsen, S. Eggers, J. Emer, H. Levy, J. Lo, R. Stamm: Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor. 23rd ACM International Symposium on Computer Architecture, pages 191-202, May 1996
5. R. H. Halstead, T. Fujita: MASA: A multithreaded processor architecture for parallel symbolic computing. 15th Annual International Symposium on Computer Architecture, pages 443-451. 1988
6. U. Brinkschulte, C. Krakowski, J. Kreuzinger, T. Ungerer: A Multithreaded Java Microcontroller for Thread-Oriented Real-Time Event-Handling. PACT, New Beach, October 1999
7. C. L. Liu, J. W. Layland: Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment. Journal of the Association for Computing Machines. Vol. 20. No. 1. pages 46-61. January 1973
8. P. Laplante: Real Time Systems Design and Analysis. IEEE Computer Society Press. 1993
9. C. Böckmann: Implementierung eines Simulators für die MSPARC. Carl von Ossietzky University Oldenburg. July 1997
10. W. Grünewald, T. Ungerer: Towards extremely fast context switching in a block-multithreaded processor. 22nd EUROMICRO Conference: Hardware and Software Design Strategies, pages 592-599. 1996
11. A. Agarwal, D. Chaiken, K. Johnson, D. Kranz, J. Kubiatowitz, K. Kurihara, B. Lim: The MIT Alewife Machine: A Large-Scale Distributed Memory Multiprocessor. Scalable Shared Multiprocessor. Kluwer Academic Publisher. 1991
12. I. Stoica, H. Abdel-Wahab: Earliest Eligible Virtual Deadline First: A Flexible and Accurate Mechanism for Proportional Share Resource Allocation. Technical Report TR-95-22. CS. Department. Old Dominion University. Norfolk. 1995
13. D. B. Kirk: SMART (strategic memory allocation for real-time) cache design. IEEE Symposium on Real-Time Systems, pages 229-237. December 1989
14. F. Mueller, D. B. Whalley, M. Harmon: Predicting Instruction Cache Behavior. ACM SIGPLAN Workshop of Language, Compiler and Tool Support for Real-Time Systems. June 1994
15. R. T. White, F. Mueller, C. A. Healy, D. B. Whalley, M. G. Harmon: Timing Analysis for Data Caches and Set-Associative Caches. Proceedings of the IEEE Real-Time Technology and Applications Symposium. June 1997
16. C. A. Healy, D. B. Whalley, M. G. Harmon: Integrating the Timing Analysis of Pipelining and Instruction Caching. Proceedings of the IEEE Real-Time Systems Symposium, December 1995
17. K. Lüth, A. Metzner, T. Peikenkamp, J. Risau: The EVENTS Approach to Rapid Prototyping for Embedded Control Systems. Zielarchitekturen eingebetteter Systeme, 14. ITG/GI Fachtagung Architektur von Rechnersystemen. Rostock. 1997
18. W. Damm, A. Mikschl: MSPARC : a multithreaded SPARC. L. Bouge, P. Fraigniaud, A. Mignotte, Y. Robert, editors, Euro-Par'96 Parallel Processing : Second International Euro-Par Conference, Vol II. LNCS 1124. Springer Verlag 1996
19. A. Metzner, T. Bienmüller: Traps and fast context switches in a multithreaded SPARC. Technical Report, Carl von Ossietzky University Oldenburg. 1997
20. SPARC International Inc.: The SPARC Architecture Manual. Version 8. Prentice Hall. Englewood Cliffs. 1992
21. G. Koch, U. Kebschull, W. Rosenstiel: A prototyping environment in the hardware/software codesign in the COBRA project. Proc. 3rd International Workshop on Hardware/Software Codesign Codes/CASHE'94. Grenoble. 1994
22. A. Metzner, T. Bienmüller: Embedded Control Mode der MSPARC: Spezifikation und Implementierung. Technical Report. Carl von Ossietzky University Oldenburg. 1997
23. Embedded Systems Programming Buyer's Guide, http://www.embedded.com
24. M. Baker-Harvey: ETI resource distributor: Guaranteed resource allocation and scheduling in multimedia systems. Proceedings of the Third Symposium on Operating Systems: Design and Implementation, pages 131-144, 1999
25. K. Weiß, T. Steckstor, W. Rosenstiel, C. Nietsch: Performance analysis of real-time operating systems by emulation of an embedded system. Rapid System Prototyping. 1999
26. RTEMS Documentation, http://www.rtems.army.mil/rg4/lithead.html
27. D. Harel, H. Lachover, A. Naamad, A. Pnueli, M. Politi, R. Sherman, A. Shtull-Trauring, M. Trakhtenbrot: STATEMATE: A working environment for development of complex reactive systems. IEEE Transactions on Software Engineering 16, pages 403-414.
28. J. Niehaus, K. Lüth, W. Damm: Multithreading in rapid prototyping target platforms. Technical Report. Carl von Ossietzky University Oldenburg, 2000. Accepted for AES2000.
29. J. Niehaus, W. Damm, A. Metzner, A. Mikschl: Die EVENTS-Architektur. it+ti 2/2000, Oldenbourg Verlag. 2000
30. A. Kirschbaum: Ein Rapid-Prototyping-Verfahren zum Entwurf von Kommunikationsarchitekturen in eingebetteten Systemen. PhD Thesis. Technische Universität Darmstadt