메뉴 건너뛰기




Volumn , Issue , 1999, Pages 123-136

Noise margin constraints for interconnectivity in deep submicron low power and mixed-signal VLSI circuits

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC NETWORK ANALYSIS; ELECTRIC POWER SYSTEM INTERCONNECTION; ELECTRIC WIRING; GEOMETRY; INTEGRATED CIRCUIT MANUFACTURE; LOW POWER ELECTRONICS; MIXED SIGNAL INTEGRATED CIRCUITS; TIMING CIRCUITS; VLSI CIRCUITS;

EID: 0008363830     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ARVLSI.1999.756043     Document Type: Conference Paper
Times cited : (5)

References (12)
  • 1
    • 85037155541 scopus 로고    scopus 로고
    • e. g.
    • e. g., see ISCC'98.
    • ISCC'98
  • 3
    • 0021472075 scopus 로고
    • An analysis of interconnect line capacitance and coupling for VLSI circuits
    • E. T. Lewis, "An analysis of interconnect line capacitance and coupling for VLSI circuits, " Solid State Circuits, vol. 27, no. 8/9, pp. 741-749, 1984.
    • (1984) Solid State Circuits , vol.27 , Issue.8-9 , pp. 741-749
    • Lewis, E.T.1
  • 4
    • 0022781790 scopus 로고
    • Metal-metal matrix for high speed MOS VLSI layout
    • September
    • S. Kang, "Metal-metal matrix for high speed MOS VLSI layout, " IEEE Trans. Computer-Aid Design, vol. CAD-6, pp. 886-891, September 1987.
    • (1987) IEEE Trans. Computer-Aid Design , vol.CAD-6 , pp. 886-891
    • Kang, S.1
  • 6
    • 3242711930 scopus 로고
    • Analysis of crosstalk in very high-speed LSI/VLSI's using a coupled multiconductor MIS microstrip line model
    • Dec.
    • S. Seki and H. Hasegawa, "Analysis of crosstalk in very high-speed LSI/VLSI's using a coupled multiconductor MIS microstrip line model, " IEEE Trans. Microwave Theory Tech., vol. MMT-32, no. 12, pp. 1715-1720, Dec. 1984.
    • (1984) IEEE Trans. Microwave Theory Tech. , vol.MMT-32 , Issue.12 , pp. 1715-1720
    • Seki, S.1    Hasegawa, H.2
  • 7
    • 0025252022 scopus 로고
    • Modelling and simulation of interconnection delays and crosstalks in highspeed integrated circuits
    • Jan.
    • D. S. Gao, A. T. Yang, and S. Kang, "Modelling and simulation of interconnection delays and crosstalks in highspeed integrated circuits, " IEEE Trans. Circuits Syst., vol. SC-37, no. 1, pp. 1-9, Jan. 1990.
    • (1990) IEEE Trans. Circuits Syst. , vol.SC-37 , Issue.1 , pp. 1-9
    • Gao, D.S.1    Yang, A.T.2    Kang, S.3
  • 8
    • 0020704286 scopus 로고
    • Simple formulas for two-and three-dimensional capacitance
    • Feb.
    • T. Sakurai and K Tamaru, "Simple formulas for two-and three-dimensional capacitance, " IEEE Trans. Electron Devices, vol. ED-30, no. 2, pp. 183-185, Feb. 1983.
    • (1983) IEEE Trans. Electron Devices , vol.ED-30 , Issue.2 , pp. 183-185
    • Sakurai, T.1    Tamaru, K.2
  • 10
    • 34748823693 scopus 로고
    • The transient response of damped linear networks with particular regard to wideband amplifiers
    • Jan.
    • E. Elmore, "The transient response of damped linear networks with particular regard to wideband amplifiers, " Journal of Applied Physics, pp. 55-63, Jan. 1948.
    • (1948) Journal of Applied Physics , pp. 55-63
    • Elmore, E.1
  • 11
    • 0037879245 scopus 로고
    • Asymptotically perfect trivial global routing: A stochastic analysis
    • G. Sorkin, "Asymptotically perfect trivial global routing: a stochastic analysis, " IEEE Trans. Computer-Aid Design, vol. CAD-6 p. 820, 1987
    • (1987) IEEE Trans. Computer-Aid Design , vol.CAD-6 , pp. 820
    • Sorkin, G.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.