Architecture of a Terabit Free-Space Intelligent Optical Backplane

Journal of Parallel and Distributed Computing

Volumn 55, Issue 1, 1998, Pages 1-31

  Szymanski, Ted H ^a   Hinton, H Scott ^b  

^a MCMASTER UNIVERSITY   (Canada)

^b UCB 450   (United States)

Author keywords

Free space; optics; backplane; dynamic; reconfigurable; smart pixels; embeddings; meshes

Indexed keywords

EID: 0006075053     PISSN: 07437315     EISSN: None     Source Type: Journal    
DOI: 10.1006/jpdc.1998.1489     Document Type: Article

References (39)

1. Abraham S., Padhmanabhan K. Performance of multicomputer networks under pin-out constraints. J. Parallel Distrib. Comput. 12:1992;237-248.
2. Barak A., Schenfeld E. Embedding classical communication topologies in the scalable OPAM architecture. IEEE TPDS. 7:1996;962-978.
3. Bhasker J., Sahni S. Optimal linear arrangement of circuit components. J. VLSI Computer Systems. 1987;87-109.
4. Bhuyan L. N., Agrawal D. P. Generalized hypercube and hyperbus structures for a computer network. IEEE Trans. Comput. C-33:1984;323-333.
5. J. A. Bondy, U. S. R. Murphy, Graph Theory with Applications, North-Holland, Amsterdam.
6. Cloonan T. J. Comparative study of optical and electronic interconnection technologies for large asynchronous transfer mode packet switching applications. Optical Eng. 33:1994;1512-1523.
7. C. Camperi-Ginestet, B. Buchanan, N. M. Jokerst, M. A. Brooke, Bi-directional communication through stacked silicon circuitry using integrated thin film InP-based emitters and detectors, Proc. Conf. on Lasers and Electro-Optics, Baltimore, June 1995.
8. Dally W. J. Performance analysis ofkn. IEEE Trans. Computers. 39:1990;775-785.
9. Dally W. J., Poulton J. Transmitter equalization for 4-Gbps signaling. IEEE Micro. 17:1997;48-56.
10. Dowd P. Wavelength division multiple access channel hypercube processor interconnection. IEEE Trans. Computers. 41:1992;1223-1241.
11. Goodwill D. J., Hinton H. S. Compact and extensible optical interconnect module for a free-space optical backplane. SPIE Proceedings Vol. 2692, Optical Interconnects in Broadband Switching Architectures. Jan. 1996.
12. Goossen K., Walker J. A., D'Asaro L. A., Hui S. P., Tseng B., Leibenguth R., Kossives D., Bacon D. D., Dahringer D., Chirovsky L. M. F., Lentine A. L., Miller D. A. B. GaAs MQW modulators integrated with silicon CMOS. IEEE PLT. 7:1995;360-362.
13. Guo Z., Melhem R., Hall R., Chiarulli D., Levitan S. Pipelined communications in optically interconnected arrays. J. Parallel Distrib. Comput. 12:1991;269-282.
14. Hamanaka K. Optical bus interconnection using selfoc lenses. Optics Lett. 16:1991;1222-1224.
15. Hennessy J. L., Patterson D. A. Computer Architecture: A Quantitative Approach. 1995;Morgan Kauffman, San Mateo.
16. Hinton H. S., Cloonan T. J., Tooley F. A. P., McCormick F. Free space digital optical systems. Proc. IEEE. 82:1994;1632-1649.
17. Kleinrock L. Queueing Systems. 1975;Wiley, New York.
18. A. V. Krishnamoorthy, D. A. B. Miller, Scaling optoelectronic-VLSI circuits into the 21st century: A technology roadmap, IEEE J. Selected Topics Quantum Electronics, 2, 1996, 55, 76, April 1996.
19. Leighton F. T. Parallel Algorithms and Architectures: Arrays, Trees and Hypercubes. 1992;Morgan Kauffman, San Mateo.
20. Y. Li, et al., Applications of fiber image guides to bit-parallel optical interconnections, Proc. Int. Conf. Optical Computing, March 13-15, 1995.
21. Matsuo S., Nakahara T., Kohama Y., Ohiso Y., Fukushima S., Kurokawa T. Monolithically integrated photonic switching device using an MSM PD, MESFET's, and a VCSEL. IEEE Photonics Technol. Lett. 7:1995;1165-1167.
22. Nordin R. A. A systems perspective on digital interconnection technology. J. Lightwave Technol. 10:1992;811-827.
23. Obenaus S. T., Szymanski T. H. Embedding star graphs into optical meshes without bends. J. Parallel Distrib. Comput. 44:1997;97-106.
24. Plant D. V., Robertson B., Hinton H. S., Ayliffe M. H., Boisset G. C., Goodwill D. J., Kabal D., Iyer R., Liu Y. S., Rolston D. R., Venditti M., Szymanski T. H., Robertson W. M., Taghizadeh M. R. Optical, optomechanical and optoelectronic design and operational testing of a multistage optical backplane demonstration system. MPPOI. 1996;306-312.
25. Redmond I., Schenfeld E. A distributed reconfigurable free-space optical interconnection network for massively parallel processing architectures. Proc. Int. Conf. Optical Computing, Edinburgh, 1994. 1995;Institute of Physics Publishing. p. 215-218.
26. Robertson B. Design of a compact alignment tolerant optical interconnect for photonic backplane applications. MPPOI-97. 1997;68-77.
27. Rolston D. R., Plant D. V., Szymanski T. H., Hinton H. S., Ayliffe M. H., Kabal D. N., Krishnamoorthy A. V., Goosen K. W., Walker J. A., Tseng B., Hui S. P., Cunningham J. C., Jan W. Y. A hybrid-SEED smart pixel array for a four-stage intelligent optical backplane demonstrator. J. Quantum Electronics. 1996;97-105.
28. Scherson I. Orthogonal graphs for a class of interconnection networks. IEEE Trans. Parallel Distrib. Systems. 2:1991;3-19.
29. B. Supmonchai, T. H. Szymanski, High speed VLSI concentrators for terabit intelligent optical backplanes, Proc. Int. Conf. Optical Computing, 1998.
30. Szymanski T. H. Hypermeshes-optical interconnection networks for parallel computing. J. Parallel Distrib. Comput. 26:1995;1-23.
31. Szymanski T. H., Hinton H. S. Reconfigurable intelligent optical backplane for parallel computing and communications. Appl. Opt. 1996;1253-1268.
32. T. H. Szymanski, H. S. Hinton, Optoelectronic Smart Pixel Arrays for a Reconfigurable Intelligent Optical Interconnect, U.S. Patent Application.
33. Semiconductor Industry Association. The National Technology Roadmap for Semiconductors. 1994;SIA, San Jose.
34. Wills D. S., Lucy W. S., Camperi-Ginestet C., Buchanan B., Wilkinson S., Lee M., Jokerst N. M., Brooke M. A fine grain high throughput architecture using through wafer interconnect. J. Lightwave Technol. 13:1995;1085-1092.
35. Woodward T. K., Lentine A. L., Goosen K. W., Walker J. A., Tseng B. T., Hui S. P., Lothian J., Leibenguth R. E. Demultiplexing 2.48 Gb/s optical signals with a CMOS receiver array based on clocked-sense amplifier. IEEE Photonics Technol. Lett. 9:1997;1146-1148.
36. B. Zerrouk, A. Greiner, V. Reibaldi, F. Potter, A. Derieux, R. Marbot, R. Nezamzadeh, The HIC high speed link technology and associated router, Real-Time Magazine, 96, 73, 77.
37. Goodwill D. J., Davenport K. D., Hinton H. S. An ATM-based intelligent optical backplane using CMOS/SEED smart pixel arrays and free-space optical interconnection modules. IEEE J. Selected Topics in Quantum Electronics. April 96.
38. Angliss B. E., Hinton H. S. A token based dynamically reconfigurable optical backplane. OSA 1997 Spring Topic Meeting on Optics in Computing. 1997.
39. Z. Vranesic, S. Brown, M. Stumm, S. Caranci, A. Grbic, R. and, Grindley, et al., The NUMAchine Multiprocessor, CSRI Technical Report, University of Toronto.