Let us build system-friendly networks-build them hierarchically

Proceedings of the International Conference on Parallel Processing Workshops

Volumn , Issue , 1996, Pages 64-73

  Hsu, William Tsun Yuk ^a   Yew, Pen Chung ^b  

^a SAN FRANCISCO STATE UNIVERSITY   (United States)

^b UNIVERSITY OF MINNESOTA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

TOPOLOGY;

ARCHITECTURAL PARAMETERS; BUILD SYSTEMS; COMPUTING SYSTEM; HARDWARE AND SOFTWARE; HIERARCHICAL NETWORK; HIERARCHICAL TOPOLOGY; NON-TRIVIAL TASKS;

HIERARCHICAL SYSTEMS;

EID: 0040673845     PISSN: 15302016     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPPW.1996.538591     Document Type: Conference Paper

References (18)

1. R. Rooholamini, V. Cherkassky, and M. Garver, "Finding the right ATM switch for the market, "IEEE Computer, Vol. 27, No. 4, April 1994, pp. 16-28.
2. W. Pence and P. Krusius, "The fundamental limits for electronic packaging and systems, " IEEE Trans, on Components, Hybrids, and Manufacturing Technology, Vol. CHMT-10, No. 2, June 1987, pp. 176-183.
3. M. Aboelaze, "Multi-level hypercube network, " 1991 Int. Parallel Processing Symp., Anaheim CA, April 30-May 2, pp. 475-480.
4. C. Chen, D. Agrawal, and J. Burke, "dBCube: A new class of hierarchical multiprocessor interconnection networks with area-efficient layout, " IEEE Trans, on Par., Dist. Systems, Vol. 4, No. 12, Dec. 1993, pp. 1332-1344.
5. J. Kumar and L. Patnaik, "Extended hypercube: A hierarchical interconnection network of hyper-cubes, " IEEE Trans, on Par., Dist. Systems, vol. 3, no. 1, Jan. 1992, pp. 45-57.
6. W. Hsu and P. Yew, "Performance evaluation of wire-limited hierarchical networks, " Jour, on Parallel and Dist. Computing, to appear.
7. S. Dandamudi and D. Eager, "Hierarchical interconnection networks for multicomputer systems, " IEEE Trans, on Computers, vol. C-39, no. 6, June 1990, pp. 786-797.
8. D. Carlson, "The mesh with a global mesh: A flexible, high-speed organization for parallel computation, " 1st Int. Conf. on Supercomputer Systems, IEEE Comp. Soc. Press, 1985, pp. 618-627.
9. M. Holliday and M. Stumm, "Performance evaluation of hierarchical ring-based shared memory multiprocessors, " IEEE Trans, on Computers, Vol. 43, No. 1, Jan. 1994, pp.52-67.
10. F. Preparata and J. Vuillemin, "The cube-connected cycles: A versatile communication network for parallel computation, " Communications of the ACM, Vol. 24, No. 5, 1981, pp. 300-309.
11. Q. Malluhi and M. Bayoumi, "The hierarchical hypercube: A new interconnection topology for massively parallel systems, " IEEE Trans, on Par., Dist. Systems, Vol. 5, No. 1, Jan. 1994, pp. 17-30.
12. K. Hwang and J. Ghosh, "Hypernet architectures for parallel processing, " 1987 Int. Conf. on Parallel Processing, Aug. 1987, pp. 810-819.
13. K. Ghose and K.R. Desai, "The HCN: A versatile interconnection network based on cubes, " Super-computing '89, pp. 426-435.
14. G.D. Vecchia and C. Sanges, "A recursively scalable network VLSI implementation, " Future Generation Computer Systems 4 (1988), pp. 235-243.
15. W. Giloi and S. Montenegro, "Choosing the interconnect of distributed memory systems by cost and blocking behavior, " 1991 Int. Parallel Processing Symp., Anaheim CA, April 30-May 2, pp. 438-444.
16. D. Basak and D. Panda, "Designing large hierarchical multiprocessor systems under processor, interconnection, and packaging advancements, " 1994 Int. Conf. on Parallel Processing, Aug. 1994, vol. I.
17. W. Hsu, Multiprocessor networks: Design and technology, PhD thesis, University of Illinois at Urbana-Champaign, August 1992.
18. J. Kumar and L. Patnaik, "Hierarchical network of hypercubes with folded connections, " Proc. Parallel Systems Fair, 1992 Int. Parallel Processing Symp., March 1992, pp. 33-37.