메뉴 건너뛰기




Volumn , Issue , 1999, Pages 117-121

An effective BIST architecture for fast multiplier cores

Author keywords

[No Author keywords available]

Indexed keywords

BINARY COUNTERS; BIST ARCHITECTURES; BOOTH ENCODING; DATA-PATH ARCHITECTURE; FAST MULTIPLIERS; FAULT COVERAGES; MODULE GENERATOR; TEST PATTERN GENERATOR;

EID: 0000934719     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.1999.761106     Document Type: Conference Paper
Times cited : (23)

References (13)
  • 1
    • 0001146101 scopus 로고
    • A signed binary multiplication technique
    • April
    • A. D. Booth, "A Signed Binary Multiplication Technique", A. J. Mech. Appl. Math. 4, pp. 260-264, April 1951.
    • (1951) A. J. Mech. Appl. Math. , vol.4 , pp. 260-264
    • Booth, A.D.1
  • 2
    • 84944981017 scopus 로고
    • A proof of the modified booth algorithm for multiplication
    • October
    • L. P. Rubinfield, "A Proof of the Modified Booth Algorithm for Multiplication", IEEE Trans, on Computers, vol. C-24, pp. 1014-1015, October 1975.
    • (1975) IEEE Trans, on Computers , vol.C-24 , pp. 1014-1015
    • Rubinfield, L.P.1
  • 3
    • 84937739956 scopus 로고
    • A suggestion for a fast multiplier
    • February
    • C. S. Wallace, "A Suggestion for a Fast Multiplier", IEEE Transactions on Computers, vol. EC-13, pp. 1417, February 1964.
    • (1964) IEEE Transactions on Computers , vol.EC-13 , pp. 1417
    • Wallace, C.S.1
  • 4
    • 0029547379 scopus 로고
    • An effective bist scheme for carry-save and carry-propagate array multipliers
    • D. Gizopoulos, A. Paschalis and Y. Zorian, "An Effective BIST Scheme for Carry-Save and Carry-Propagate Array Multipliers", in Proc. 4th IEEE Asian Test Symposium, pp 286-292, 1995.
    • (1995) Proc. 4th IEEE Asian Test Symposium , pp. 286-292
    • Gizopoulos, D.1    Paschalis, A.2    Zorian, Y.3
  • 5
    • 0032120999 scopus 로고    scopus 로고
    • Effective build-in self-test for booth multipliers
    • July
    • D. Gizopoulos, A. Paschalis and Y. Zorian, "Effective Build-in Self-Test for Booth Multipliers", IEEE Design & Test of Computers, vol. 15, no. 3, pp 105111, July 1998.
    • (1998) IEEE Design & Test of Computers , vol.15 , Issue.3 , pp. 105111
    • Gizopoulos, D.1    Paschalis, A.2    Zorian, Y.3
  • 7
    • 0026869699 scopus 로고
    • An effective bist scheme for roms
    • May
    • Y. Zorian and A. Ivanov, "An Effective BIST Scheme for ROMs", IEEE Trans, on Computers, vol. 41, no. 5, pp. 646-653, May 1992.
    • (1992) IEEE Trans, on Computers , vol.41 , Issue.5 , pp. 646-653
    • Zorian, Y.1    Ivanov, A.2
  • 10
    • 0026883944 scopus 로고
    • Count-based bist compaction schemes and aliasing probability computation
    • June
    • A. Ivanov and Y. Zorian, "Count-Based BIST Compaction Schemes and Aliasing Probability Computation", IEEE Trans, on Computer-Aided Design, vol. 11, no. 6, pp.768-777, June 1992.
    • (1992) IEEE Trans, on Computer-Aided Design , vol.11 , Issue.6 , pp. 768-777
    • Ivanov, A.1    Zorian, Y.2
  • 11
    • 0027576849 scopus 로고
    • Test responses compaction in accumulators with rotate carry adders
    • April
    • J. Raj ski and J. Tyszer, "Test Responses Compaction in Accumulators with Rotate Carry Adders", IEEE Trans, on Computer-Aided Design, vol. 12, no. 4, pp. 531-539, April 1993.
    • (1993) IEEE Trans, on Computer-Aided Design , vol.12 , Issue.4 , pp. 531-539
    • Raj Ski, J.1    Tyszer, J.2
  • 12
    • 0002553777 scopus 로고
    • Signature analysis: A new digital field service method
    • May
    • R. A. Frohwerk, "Signature Analysis: A New Digital Field Service Method", Hewlett-Packard J., pp. 2-8, May 1977.
    • (1977) Hewlett-Packard J. , pp. 2-8
    • Frohwerk, R.A.1
  • 13
    • 0020737263 scopus 로고
    • 10ns 8x8 multiplier lsi using super self-aligned process technology
    • April
    • H. Yamauchi et al. "10ns 8x8 Multiplier LSI Using Super Self-Aligned Process Technology", IEEE Journal of Solid-State Circuits, , vol. SC-18, pp. 204210, April 1983.
    • (1983) IEEE Journal of Solid-State Circuits , vol.SC-18 , pp. 204210
    • Yamauchi, H.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.