An 0.5-μm CMOS analog random access memory chip for teraops speed multimedia video processing

IEEE Transactions on Multimedia

Volumn 1, Issue 2, 1999, Pages 121-135

  Carmona Galân, Ricardo ^b   Rodriguez Vazquez, Angel ^a,b   Espejo Meana, Servando ^b   Dommguez Castro, Rafaël ^b   Roska, Tamâs ^c   Kozek, Tibor ^d   Chua, Leon O ^d  

^a IEEE

^b INSTITUTO DE MICROELECTRÓNICA DE SEVILLA   (Spain)

^c INSTITUTE OF EXPERIMENTAL MEDICINE   (Hungary)

^d UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Analog image processing; Analog memories; Mixed signal circuits

Indexed keywords

EID: 0000701748     PISSN: 15209210     EISSN: None     Source Type: Journal    
DOI: 10.1109/6046.766734     Document Type: Article

References (32)

1. L. O. Chua and T. Roska, "The CNN paradigm," IEEE Trans. Circuits Syst. I, vol. 40, pp. 147-156, Mar. 1993.
2. L. O. Chua and L. Yang, "Cellular neural networks: Applications," IEEE Trans. Circuits Syst. I, vol. 35, pp. 1273-1290, Oct. 1988.
3. K. R. Crounse, "Image processing techniques for cellular neural network hardware," Ph.D. dissertation, Univ. California, Berkeley, June 1997.
4. S. Espejo, A. Rodriguez-Vâzquez, and R. Domi'nguez-Castro, "Smartpixel cellular neural networks in analog current-mode CMOS technology," IEEE]. Solid-State Circuits, vol. 29, pp. 895-905, Aug. 1994.
5. R. Domi'nguez-Castro, S. Espejo, A. Rodrïguez-Vâzquez, R. Carmona, P. Foldesy, A. Zarandy, P. Szolgay, T. Sziranyi, and T. Roska, "A 0.8 ftm CMOS programmable mixed-signal focal-plane array processor with on-chip binary imaging and instructions storage," IEEE J. Solid-State Circuits, vol. 32, pp. 1013-1026, July 1997.
6. J. M. Cruz and L. O. Chua, "A 16 X 16 cellular neural network universal chip: The first complete single-chip dynamic computer array with distributed memory and grayscale I/O," Analog Integrated Circuits Signal Processing, vol. 15, pp. 227-238, Mar. 1998.
7. A. Paasio, A. Dawidziuk, K. Halonen, and V. Porra, "Minimum size 0.5 fim CMOS programmable 48 X 48 CNN test chip," in P roc. 1997 European Conf. Circuit Theory and Design, Budapest, Hungary, Sept. 1997, pp. 154-156.
8. S. Espejo, R. Domi'nguez-Castro, G. Linân, and A. Rodriguez-Vâzquez, "64 X 64 CNN universal chip with analog and digital I/O," in IEEE 1998 Int. Conf. Electronic Circuits and Systems, Lisbon, Sept. 1998, pp. 203-206.
9. T. Roska and L. O. Chua, "The CNN universal machine: An analogic array computer," IEEE Trans. Circuits Syst. II, vol. 40, pp. 163-173, Mar. 1993.
10. T. G. Mattson and G. Henry, "An overview of the Intel TFLOPS supercomputer," Intel Technol. J., issue no. Ql-98, Jan. 1998.
11. C. Koch and H. Li, Eds., Vision Chips: Implementing Vision Algorithms with Analog VLSI Circuits. Los Alamitos, CA: IEEE Comput. Soc. Press, 1995.
12. L. O. Chua, T. Roska, T. Kozek, and A. Zarandy, "CNN universal chips crank up the computing power," IEEE Circuits Devices Mag., vol. 12, pp. 18-28, July 1996.
13. C. A. Poynton, A Technical Introduction to Digital Video. New York: Wiley, 1996.
14. T. Roska, "Implementation of CNN computing technology," in Proc. Int. Conf. Artificial Neural Networks, Lausanne, Switzerland, Oct. 1997, pp. 1151-1155.
15. M. Salerno, F. Sargeni, and V. Bonaiuto, "DPCNN: A modular chip for large CNN arrays," in Proc. IEEE Symp. Circuits and Systems, Seattle, WA, Apr.-May 1995, vol. 1, pp. 417-420.
16. S. Espejo, R. Dominguez-Castro, R. Carmona, and A. RodriguezVâzquez, "Hybrid control of synapse circuits for programmable cellular neural networks," in Proc. IEEE Int. Symp. Circuits and Systems, Atlanta, GA, USA, May 12-15, 1996, vol. 3, pp. 507-510.
17. M. Salerno, F. Sargeni, and V. Bonaiuto, "A 720 cell interconnectionoriented system for cellular neural networks," in Proc. IEEE Int. Symp. Circuits and Systems, Hong Kong, June 1997, vol. 1, pp. 681-684.
18. J. P. de Gyvez, L. Wang, and E. Sanchez-Sinencio, "Large-image CNN hardware processing using a time multiplexing scheme," in Proc. 4th IEEE Int. Workshop on Cellular Neural Networks and their Applications, Seville, Spain, June 1996, pp. 405-410.
19. T. Roska, "CNN chip set architectures and the visual mouse," in Proc. 4th IEEE Int. Workshop on Cellular Neural Networks and Their Applications, Seville, Spain, June 1996, pp. 487-492.
20. L. H. Pollard, Computer Design and Architecture. Englewood Cliffs, NJ: Prentice-Hall, 1990.
21. K. A. Nishimura and P. R. Gray, "A monolithic analog video comb filter in 1.2 urn CMOS," IEEE]. Solid-State Circuits, vol. 28, pp. 1331-1339, Dec. 1993.
22. G. M. Haller and B. A. Wooley, "A 700-MHz switched capacitor analog waveform sampling circuit," IEEE J. Solid-State Circuits, vol. 29, Apr. 1989.
23. E. Franchi, M. Tartagni, R. Guerrieri, and G. Baccarani, "Random access analog memory for early vision," IEEE J. Solid-State Circuits, vol. 27, pp. 1105-1109, July 1992.
24. K. R. Crounse and L. O. Chua, "The CNN universal machine is as universal as a Turing machine," IEEE Trans. Circuits Syst. I, vol. 43, pp. 353-355, Apr. 1996.
25. T. Roska, L. O. Chua, and A. Zarandy, "Language, compiler and oper-ating system for the CNN supercomputer," Report UCB/ERL M93/34, Univ. California, Berkeley, 1993.
26. F. Werblin, T. Roska, and L. O. Chua, "The analogic cellular neural network as a bionic eye," Int. J. Circuit Theory Applicat., vol. 23, no. 6, pp. 541-569, Nov.-Dec. 1995.
27. T. Roska and L. Kek, Eds., "Analogic CNN program library (version 6.1)," Rep. DNS-6-1995, Analogical and Neural Computing Laboratory, Computer and Automation Institute of the Hungarian Academy of Sciences, Budapest, 1995.
28. K. A. Nishimura, "Optimum partitioning of analog and digital circuitry in mixed-signal circuits for signal processing," Ph.D. dissertation, Coll. Eng., Univ. California, Berkeley, July 1993.
29. R. Gregorian and G. C. Temes, Analog MOS Integrated Circuits for Signal Processing. New York: Wiley, 1994.
30. T. J. Schmerbeck, "Minimizing mixed-signal coupling and interaction," in Proc. 20th European Solid-State Circuits Conf., Ulm, Germany, Sept. 1994, pp. 28-37.
31. B. R. Stanisic, R. A. Rutenbar, and L. R. Carley, "Addressing noise decoupling in mixed-signal ICs: Power distribution design and cell customization," IEEE J. Solid-State Circuits, vol. 30, pp. 321-326, Mar. 1991.
32. T. Roska, P. Szolgay, A. Zarândy, P. L. Venetianer, A. Radvânyi, and T. Szirânyi, "On a CNN chip-prototyping system," in Proc. 3rd IEEE Int. Workshop on Cellular Neural Networks and Their Applications, Rome, Italy, 1994, pp. 375-380.