메뉴 건너뛰기




Volumn 18, Issue 2-3, 1999, Pages 229-242

Design of a Temporal Learning Chip for Signal Generation and Classification

Author keywords

2 D arrays; Analog VLSI; Recurrent neural networks; Signal classification; Temporal learning chip

Indexed keywords

ALGORITHMS; LEARNING SYSTEMS; VLSI CIRCUITS;

EID: 0000555782     PISSN: 09251030     EISSN: None     Source Type: Journal    
DOI: 10.1023/a:1008315507084     Document Type: Article
Times cited : (7)

References (10)
  • 5
    • 0030106428 scopus 로고    scopus 로고
    • An Analog VLSI Recurrent Neural Network Learning a Continuous-Time Trajectory
    • Gert Cauwenberghs, "An Analog VLSI Recurrent Neural Network Learning a Continuous-Time Trajectory." IEEE Transactions on Neural Networks 7(2), pp. 346-361, 1996.
    • (1996) IEEE Transactions on Neural Networks , vol.7 , Issue.2 , pp. 346-361
    • Cauwenberghs, G.1
  • 6
    • 0000442791 scopus 로고
    • Generalization of back-propagation to recurrent neural networks
    • Fernando Pineda, "Generalization of back-propagation to recurrent neural networks." Physical Reviewe Letters, 19(59), pp. 2229-2232, 1987.
    • (1987) Physical Reviewe Letters , vol.19 , Issue.59 , pp. 2229-2232
    • Pineda, F.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.