Efficient Parallel Algorithms for Hierarchical Clustering on Arrays with Reconfigurable Optical Buses

Journal of Parallel and Distributed Computing

Volumn 60, Issue 9, 2000, Pages 1137-1153

  Wu, Chin Hsiung ^a   Horng, Shi Jinn ^b   Tsai, Horng Ren ^c  

^a Chinese Naval Academy Kaohsiung   (Taiwan)

^b NATIONAL TAIWAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Taiwan)

^c LING TUNG UNIVERSITY   (Taiwan)

Author keywords

Cluster analysis; hierarchical clustering; image processing; pattern recognition; parallel algorithm; arrays with reconfigurable optical buses (AROB)

Indexed keywords

EID: 0000506543     PISSN: 07437315     EISSN: None     Source Type: Journal    
DOI: 10.1006/jpdc.2000.1644     Document Type: Article

References (38)

1. Anderberg M. R. Cluster Analysis for Applications. 1973;Academic Press, New York.
2. Ben-Asher Y., Peleg D., Ramaswami R., Schuster A. The power of reconfiguration. J. Parallel Distrib. Comput. 13:1991;139-153.
3. Chen G. H., Wang B. F., Lu C. J. On the parallel computation of the algebraic path problems. IEEE Trans. Parallel Distrib. Systems. 3:1992;251-256.
4. Chiarulli D. M., Melhem R. G., Levitan S. P. Using coincident optical pulses for parallel memory addressing. IEEE Comput. Mag. 20:1987;48-58.
5. Dowd P., Bogineni K., Aly K. A., Perreault J. Hierarchical scalable photonic architectures for high performance processor interconnection. IEEE Trans. Comput. 20:1993;1105-1120.
6. Feldman M., Esener S., Guest C., Lee S. Comparison between optical and electrical interconnects based on power and speed considerations. Appl. Optics. 27:1988;1742-1751.
7. Gower J. C., Ross G. J. S. Minimum spanning tree and single-linkage cluster analysis. Appl. Statist. 18:1969;54-64.
8. Guo Z., Melhem R. G., Hall R. W., Chiarulli D. M., Levitan S. P. Pipelined communications in optically interconnected arrays. J. Parallel Distrib. Comput. 12:1991;269-282.
9. Hanaoka Y., Shimokawa F., Nishida Y. Low-loss intersecting grooved waveguides with low Δ for a self-holding optical matrix switch. IEEE Trans. Components, Packaging, Manufacturing Technol. B. 18:1995;241-244.
10. Hartigan J. A. Clustering Algorithms. 1975;Wiley, New York.
11. Jain A., Dubes R. Algorithms for Clustering Data. 1988;Prentice-Hall, Englewood Cliffs.
12. Jambu M., Lebeaux M. O. Cluster Analysis and Data Analysis. 1983;North-Holland, New York.
13. Johnson S. Hierarchical clustering scheme. Phychometrika. 23:1967;241-254.
14. Jordan H. F., Lee D., Lee K. Y., Ramanan S. V. Serial array time slot interchangers and optical implementations. IEEE Trans. Comput. 43:1994;1309-1318.
15. Kuchta D. M., Crow J., Pepeljugoski P., Stawiasz K., Trewhella J., Booth D., Nation W., DeCusatis C., Muszynski A. Low Cost 10 Gigabit/s optical interconnects for parallel processing. Proc. the Fifth International Conference on Massively Parallel Processing. 1998;. p. 210-215.
16. Kurita T. An efficient agglomerative clustering algorithm using a heap. Pattern Recognition. 24:1991;205-209.
17. Lai T. H., Sheng M. J. Constructing Euclidean minimum spanning trees and all nearest neighbors on reconfigurable meshes. IEEE Trans. Parallel Distrib. Systems. 7:1996;806-817.
18. Levitan S. P., Chiarulli D. M., Melhem R. G. Coincident pulse technique for multiprocessor interconnection structures. Appl. Optics. 29:1990;2024-2033.
19. Li X. Parallel algorithms for hierarchical clustering and cluster validity. IEEE Trans. Pattern Anal. Mach. Intelligence. 12:1990;1088-1092.
20. Li X., Fang Z. Parallel clustering algorithms. Parallel Comput. 11:1989;275-290.
21. Li K. Constant time Boolean matrix multiplication on a linear array with a reconfigurable pipelined bus system. J. Supercomput. 11:1997;391-403.
22. Li K., Pan V. Y. Parallel matrix multiplication on a linear array with a reconfigurable pipelined bus system. Proc. International Parallel Processing Symposium/SPDP. 1999;. p. 31-35.
23. Li K., Pan Y., Hamdi M. Solving graph theory problems using reconfigurable pipelined optical buses. Proc. the 3rd Workshop Optics and Computer Science (Parallel and Distributed Processing). 1999;. p. 911-923.
24. Li K., Pan Y., Zheng S. Q. Fast and processor efficient parallel matrix multiplication algorithms on a linear array with a reconfigurable pipelined bus system. IEEE Trans. Parallel Distribut Systems. 9:1998;705-720.
25. Maggs B. M., Plotkin S. A. Minimum-cost spanning tree as a path-finding problem. Inform. Process. Lett. 26:1988;291-293.
26. Middendorf M., ElGindy. Matrix multiplication on processor arrays with optical buses. Informatica. 1999.
27. Miller R., Kumar V. K. P., Reisis D., Stout Q. F. Image computations on reconfigurable VLSI arrays. Proc. IEEE Computer Society Conference on Computer Vision and Pattern Recognition. 1988;. p. 925-930.
28. Okayama H., Matoba A., Shibuya R., Ishida T. Optical switch matrix with simplified N×N tree structure. J. Lightwave Technol. 7:1989;1023-1028.
29. Pan Y., Hamdi M. Quicksort on a linear arrays with a reconfigurable pipelined bus system. Proc. International Symposium on Parallel Architectures, Algorithms and Networks. 1996;. p. 313-319.
30. Pan Y., Li K. Linear array with a reconfigurable pipelined bus system - concepts and applications. Inform. Sci. 106:1998;237-258.
31. Pan Y., Li K., Zheng S. Q. Fast nearest neighbor algorithms on a linear array with a reconfigurable pipelined bus system. Parallel Algorithms Appl. 13:1998;1-25.
32. Pavel S., Akl S. G. On the power of arrays with reconfigurable optical bus. Proc. Int. Conf. on Parallel and Distributed Processing Techniques and Applications. 1996;. p. 1443-1454.
33. Pavel S., Akl S. G. Matrix operations using arrays with reconfigurable optical buses. Parallel Algorithms Appl. 8:1996;223-242.
34. Pavel S., Akl S. G. Integer sorting and routing in arrays with reconfigurable optical buses. Int. J. Foundations Comput. Sci. 9:1998;99-120.
35. Qiao C., Melhem R. G. Time-division communications in multiprocessor arrays. IEEE Trans. Comput. 42:1993;577-590.
36. Qiao C., Melhem R. G., Chiarulli D., Levitan S. Dynamic Reconfiguration of optically interconnected networks with time division multiplexing. J. Parallel Distrib. Comput. 22:1994;268-278.
37. Tsai H. R., Horng S. J., Lee S. S., Tsai S. S., Kao T. W. Parallel hierarchical clustering algorithms on processor arrays with a reconfigurable bus system. Pattern Recognition. 30:1997;801-815.
38. Wang B. F., Chen G. H. Constant time algorithms for transitive closure and some related graph problems on processor arrays with reconfigurable bus systems. IEEE Trans. Parallel Distrib. Systems. 1:1990;500-507.