Generic universal switch blocks

IEEE Transactions on Computers

Volumn 49, Issue 4, 2000, Pages 348-359

  Shyu, Michael ^b   Wu, Guang Ming ^b   Chang, Yu Dong ^b   Chang, Yao Wen ^a,b  

^a IEEE   (Taiwan)

^b NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

Analysis; Architecture; Design; Digital; Gate array; Programmable logic array

Indexed keywords

EID: 0000301419     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.844347     Document Type: Article

References (15)

1. S.D. Brown, R.J. Francis, J. Rose, and Z.G. Vranesic, Field-Programmable Gate Arrays. Boston: Kluwer Academic, 1992.
2. Y.-W. Chang, D.F. Wong, and C.K. Wong, "Universal Switch Modules for FPGA Design," ACM Trans. Design Automation of Electronic Systems, vol. 1, no. 1, pp. 80-101, Jan. 1996.
3. R.I. Greenberg, "The Fat-Pyramid and Universal Parallel Computation Independent of Wire Delay," IEEE Trans. Computers, vol. 43, no. 12, pp. 1,358-1,364, Dec. 1994.
4. S. Hauck, G. Borriello, and C. Ebeling, "Mesh Routing Topologies for FPGA Arrays," Proc. ACM Int'l Workshop FPGAs, pp. 1-10, 1994.
5. K. Kawana, H. Keida, M. Sakamoto, K. Shibata, and I. Moriyama, "An Efficient Logic Block Interconnect Architecture for User-Reprogrammable Gate Array," Proc. IEEE Custom Integrated Circuits Conf., pp. 313.1-31.3.4, 1990.
6. C.H. Leiserson, "Fat-Trees: Universal Networks for Hardware-Efficient Supercomputing," IEEE Trans. Computers, vol. 34, no. 10, pp. 892-901, Oct. 1985.
7. U. Lauther, "Top-Down Hierarchical Global Routing for Channelless Gate Arrays Based on Linear Assignment," Proc. IFIP VLSI 87, pp. 109-120, 1987.
8. Y.T. Lai and P.T. Wang, "Hierarchical Interconnection Structures for Field Programmable Gate Arrays," IEEE Trans. VLSI Systems, pp. 186-196, 1997.
9. M. Marek-Sadowska, "Route Planner for Custom Chip Design," Proc. IEEE/ACM Int'l Conf. Computer-Aided Design, pp. 246-249, 1986.
10. J. Rose and S. Brown, "Flexibility of Interconnection Structures for Field-Programmable Gate Arrays," IEEE J. Solid State Circuits, vol. 26, no. 3, pp. 277-282, 1991.
11. B. Tseng, J. Rose, and S. Brown, "Improving FPGA Routing Architectures Using Architecture and CAD Interactions," Proc. IEEE Conf. Computer Design, pp. 99-104, 1992.
12. N. Togawa, M. Sato, and T. Ohtsuki, "Maple: A Simultaneous Technology Mapping, Placement, and Global Routing Algorithm for Field-Programmable Gate Arrays," Proc. IEEE/ACM Int'l Conf. Computer-Aided Design, pp. 156-163, 1994.
13. S. Thakur, Y.W. Chang, D.F. Wong, and S. Muthukrishnan, "Algorithms for an FPGA Switch Module Routing Problem with Application to Global Routing," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Jan. 1997.
14. W. Tsu, "A Comparison of Universal and Xilinx Switches," CS294-7 Project Report, Univ. of California-Berkeley, Spring 1997.
15. Y.-L. Wu, S. Tsukiyama, and M. Marek-Sadowska, "Graph Based Analysis of 2-D FPGA Routing," IEEE Trans. Computer-Aided Design, vol. 15, no. 1, pp. 33-44, Jan. 1992.