Two-stage approach for 12-V VR

IEEE Transactions on Power Electronics

Volumn 19, Issue 6, 2004, Pages 1498-1506

  Ren, Yuancheng ^a   Xu, Ming ^a   Yao, Kaiwei ^a   Meng, Yu ^a   Lee, Fred C ^a  

^a VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

Author keywords

High frequency; Two stage; Voltage regulator (VR)

Indexed keywords

CAPACITANCE; CAPACITORS; ELECTRIC CURRENTS; ELECTRIC NETWORK SYNTHESIS; ELECTRIC POTENTIAL; OPTIMIZATION;

BUS CAPACITORS; BUS VOLTAGE; TWO STAGE APPROACH;

VOLTAGE REGULATORS;

EID: 9244264433     PISSN: 08858993     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPEL.2004.836678     Document Type: Article

References (13)

1. X. Zhou, X. Zhang, J. Liu, P. Wong, J. Chen, H. Wu, L. Amoroso, F. C. Lee, and D. Chen, "Investigation of candidate VRM topologies for fututre microprocessors," in Proc. IEEE Applied Power Electronics Conf. Expo, Feb. 1998, pp. 145-150.
2. Y. Panvo and M. M. Jovanovic, "Design consideration for 12-V/1.5-V, 50-A voltage regulator modules," in Proc. IEEE Applied Power Electronics Conf. Expo, Nov. 2001, pp. 776-783.
3. R. Miftakhutdinov, "Optimal design of interleaved synchronous buck converter at high slew-rate load current transients," in Proc. IEEE Power Electronics Specialist Conf., 2001.
4. P. Xu, J. Wei, and F. C. Lee, "The active-clamp couple-buck converter-a novel high efficiency voltage regulator module," in Proc. IEEE Applied Power Electronics Conf. Expo, 2001, pp. 252-257.
5. K. Yao, Y. Meng, and F. C. Lee, "A novel winding coupled buck converter for high step-down DC/DC conversion," in Proc. IEEE Power Electronics Specialist Conf., 2002, pp. 651-656.
6. J. Wei, P. Xu, and F. C. Lee, "A high efficiency topology for 12 V VRM-push-pull buck and its integrated magnetics implementations," in Proc. IEEE Applied Power Electronics Conf. Expo, 2002, pp. 679-685.
7. A. Elbanhawy, "Effect of MOSFET parasitic inductance on switching performance of synchronous buck converters," in Proc. Intel Technology Symp., 2003.
8. N. X. Sun, A. Q. Huang, and F. C. Lee, "Design of a 4 MHz, 5 V to 1 V monolithic voltage regulator chip," in Proc. CPES Sem., 2002.
9. K. Yao, Y. Meng, P. Xu, and F. C. Lee, "Design considerations for VRM transient response based on the output impedance," in Proc. IEEE Applied Power Electronics Conf. Expo, 2002.
10. P.-L. Wong, F. C. Lee, P. Xu, and K. Yao, "Critical inductance in voltage regulator modules," in Proc. IEEE Applied Power Electronics Conf. Expo, 2002, pp. 485-492.
11. Y. Ren, M. Xu, K. Yao, and F. C. Lee, "Two-stage 48 V power pod exploration for 64-bit microprocessor," in Proc. IEEE Applied Power Electronics Conf. Expo, 2003.
12. Y. Ren, M. Xu, and F. C. Lee, "Two-stage concept for future 12 V VRM," in Proc. CPES Power Electronics Sem., Apr. 27-29, 2003, pp. 3-8.
13. Y. Ren, K. Yao, M. Xu, and F. C. Lee, "The analysis of the power delivery path from 12 V VR to the microprocessor," in Proc. IEEE Applied Power Electronics Conf. Expo, 2004, pp. 285-291.