Pseudorandom versus Deterministic Testing of Intel 80x86 Processors

Proceedings - Euromicro Conference on Real-Time Systems

Volumn , Issue , 1996, Pages 329-336

  Sosnowski, J ^a   Kusmierczyk, A ^a  

^a WARSAW UNIVERSITY OF TECHNOLOGY   (Poland)

Author keywords

[No Author keywords available]

Indexed keywords

DETERMINISTIC APPROACH; DETERMINISTICS; INTEL 80X86; PSEUDO-RANDOM; PSEUDORANDOM TEST; SYSTEM ENVIRONMENT; TEST PROJECTS;

EID: 85185394661     PISSN: 10683070     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EURMIC.1996.546398     Document Type: Conference Paper

References (25)

1. D. Brahme, J.A. Abraham. Functional testing of microprocessors. IEEE Transactions on Computers, C-33, No. 6, June 1984, pp.475-485.
2. H.P. Chang, W.A. Rogers, J.A. Abraham. Structural functional level test generation using binary decision diagrams. Proc. IEEE ITC, 1986, pp.97-104.
3. R. David, J. Brzozowski. Random test length for bounded faults in RAMs. Proc. of 3rd European Test Conf. 1993, pp. 149-158.
4. R. David, A. Fuentes, B. Courtois. Random pattern testing versus deterministic testing of RAMs. IEEE Transactions on Computers, C-38, May 1989, pp.637-650.
5. X. Fedi, R. David. Experimental results from random testing of microprocessor. Proc. IEEE FTCS-14, 1984, pp.225-230.
6. A. J. van de Goor, O. Jansen. Self-test for the Intel 8085. Microprocessor and Microprogramming, 29(1990), pp.165-177.
7. A.J. van de Goor, Th.J.W. Verhallen. Functional testing of current microprocessors. Proc. IEEE ITC, 1992, pp.684-695.
8. Kim K., S. H. Dong, J. G. Tront. On using signature registers and pseudorandom pattern generator in built-in-self-test. IEEE Transactions on CAD, vol. 7, No. 8, 1988, pp.919-928.
9. H. P. Klug. Microprocessor testing by instruction sequences derived from random patterns. Proc. IEEE ITC, 1988, pp.73-80.
10. A. Krasniewski, S. Pilarski. Circular self-test-path: a low cost BIST technique for VLSI circuits. IEEE Transactions on CAD, vol. 8, No. 4, 1989, pp.46-55.
11. J. Lee, J.H. Patel. ARTEST, an architectural level test generator for data path faults and control faults. Proc. IEEE ITC, 1991, pp.729-738.
12. M. Nicolaidis. Test pattern generators for arithmetic units and arithmetic and logic units. Proc. of 2nd European Test Conference, IEEE 1991, pp. 61-71.
13. C. Robach, G. Saucier. Microprocessor functional testing. Proc. IEEE ITC, 1980, pp.433-443.
14. D. Ryan. The MCS-96 diagnostic library. Publication #270083-002, Intel Corporation, 1987.
15. J. Salinas, F. Lombardi. A data path approach for testing microprocessors with a fault bound. Microprocessors and microsystems, vol.1 6, No.1 0, 1992, pp.529-539.
16. N. R. Saxena, R. Tagirala, A. Srivastava. Algorithmic synthesis of high level tests for data path designs. Proc. IEEE FTCS-23, 1993, pp.360-369.
17. J. Savir, P.H. Bardel. On random pattern test length. IEEE Transactions on Computers, vol. C-36, No. 3, March 1987, pp.332-343.
18. L. Shen, S.Y.H. Su. A functional testing method for microprocessors. IEEE Transactions on Computers, C-37, No. 10, 1988, pp. 1288-1293.
19. J. Sosnowski. In system testing of cache memories. Proc. IEEE ITC, 1995, pp.384-393.
20. J. Sosnowski, A. Kusmierczyk. Pseudorandom testing of microprocessor. ICS Report 15/1996.
21. E.A. Talkhan, A.M. Ahmed, A.E. Salama. Microprocessors functional testing technique. IEEE Transactions on CAD, vol. 8, March 1989, pp.316-318.
22. M.S. Thatte, J. A. Abraham. Test generation for microprocessors. IEEE Transactions on Computers, C-29, No. 6, 1980, pp.429-441.
23. P. Thevenod Fosse, R. David. Random testing of the data processing section of a microprocessor. Proc. IEEE FTCS-11, 1981, pp.275-280.
24. P. Thevenod Fosse, R. David. Random testing of the control section of a microprocessor. Proc. IEEE FTCS-13, 1983, pp.366-373.
25. K. D. Wagner, C. K. Chin, E. J. McCluskey. Pseudorandom testing. IEEE Transactions on Computers, C-36, No. 3, March 1987, pp.332-343.