|
Volumn , Issue , 2004, Pages 137-144
|
FG: A Framework Generator for Hiding Latency in Parallel Programs Running on Clusters
|
Author keywords
[No Author keywords available]
|
Indexed keywords
MEMORY ARCHITECTURE;
ASYNCHRONOUS PIPELINE;
BLOCK SIZES;
CODE SIZE;
DEBUGGING-TIME;
IMPROVE PERFORMANCE;
INTER PROCESSOR COMMUNICATION;
MEMORY HIERARCHY;
PARALLEL PROGRAM;
PIPELINE STAGES;
PROGRAMMING ENVIRONMENT;
PIPELINES;
|
EID: 85133019100
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (8)
|
References (15)
|