LDPC-in-SSD: Making advanced error correction codes work effectively in solid state drives

Proceedings of the 11th USENIX Conference on File and Storage Technologies, FAST 2013

Volumn , Issue , 2013, Pages 243-256

  Zhao, Kai ^a   Zhao, Wenzhe ^b   Sun, Hongbin ^b   Zhang, Tong ^a   Zhang, Xiaodong ^c   Zheng, Nanning ^b  

^a RENSSELAER POLYTECHNIC INSTITUTE   (United States)

^b XI'AN JIAOTONG UNIVERSITY   (China)

^c Ohio State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); COST REDUCTION; ERROR CORRECTION; FORWARD ERROR CORRECTION; MEMORY ARCHITECTURE; NAND CIRCUITS; RELIABILITY; TIME DELAY;

ERROR CORRECTION CAPABILITY; ERROR CORRECTION CODES; ERROR CORRECTION CODES (ECCS); HARD DISK DRIVE; LOW-DENSITY PARITY-CHECK (LDPC) CODES; NAND FLASH MEMORY; PRICE REDUCTIONS; SOLID STATE DRIVES;

FLASH-BASED SSDS;

EID: 85109982508     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (41)

1. L. M. Grupp, J. D. Davis, and S. Swanson, "The bleak future of NAND flash memory," in Proc. of USENIX conference on file and storage technologies (FAST), 2012.
2. B. Pierce, "Five key steps to high-speed NAND flash performance and reliability," in Proc. of Flash Memory Summit, Aug. 2010.
3. V. Agrawal, R. Ravasio, and G. Wong, "ECC and signal processing technology for solid state drives and multi-bit per cell NAND flash memories," Tech. Rep. FI-NFL-FSP-0110, FORWARD INSIGHTS, Jan 2010.
4. R. C. Bose and D. K. Ray-Chaudhuri, "On a class of error correcting binary group codes," Journal of Information and Control, vol. 3, no. 1, pp. 68-79, March 1960.
5. S. Lin and D. J. Costello, Error Control Coding: Fundamentals and Applications (2nd Ed.), Prentice Hall, 2004.
6. R. G. Gallager, "Low-density parity-check codes," IRE Transactions on Information Theory, vol. IT-8, pp. 21-28, Jan. 1962.
7. D. J. C. MacKay, "Good error-correcting codes based on very sparse matrices," IEEE Transactions on Information Theory, vol. 45, pp. 399-431, Mar. 1999.
8. J. Yang, "Novel ECC architecture enhances storage system reliability," in Proc. of Flash Memory Summit, Aug. 2012.
9. X. Hu, "LDPC codes for flash channel," in Proc. of Flash Memory Summit, Aug. 2012.
10. E. Yeo, "An LDPC-enabled flash controller in 40nm CMOS," in Proc. of Flash Memory Summit, Aug. 2012.
11. R. Motwani and C. Ong, "Robust decoder architecture for multi-level flash memory storage channels," in International Conference on Computing, Networking and Communications (ICNC), Feb. 2012, pp. 492-496.
12. S. Tanakamaru, Y. Yanagihara, and K. Takeuchi, "Over-10x-extended-lifetime 76%-reduced-error solid-state drives (SSDs) with error-prediction LDPC architecture and error-recovery scheme," in IEEE International Solid-State Circuits Conference (ISSCC), Feb. 2012, pp. 424-426.
13. J. Chen and M. P. C. Fossorier, "Near optimum universal belief propagation based decoding of lowdensity parity-check codes," IEEE Transactions on Communications, vol. 50, pp. 406-414, March 2002.
14. C. Kim, J. Ryu, T. Lee, H. Kim, J. Lim, J. Jeong, S. Seo, H. Jeon, B. Kim, I. Lee, D. Lee, P. Kwak, S. Cho, Y. Yim, C. Cho, W. Jeong, K. Park, J.-M. Han, D. Song, K. Kyung, Y.-H. Lim, and Y.-H. Jun, "A 21 nm high performance 64 Gb MLC NAND flash memory with 400 MB/s asynchronous Toggle DDR interface," IEEE Journal of Solid-State Circuits, vol. 47, no. 4, pp. 981-989, April 2012.
15. N. Agrawal, V. Prabhakaran, T. Wobber, J. D. Davis, M. Manasse, and R. Panigrahy, "Design tradeoffs for SSD performance," in Proc. of USENIX Annual Technical Conference, 2008, pp. 57-70.
16. J. S. Bucy, J. Schindler, S. W. Schlosser, and G. R. Ganger, "The DiskSim Simulation Environment Version 4.0 Reference Manual," Tech. Rep. CMUPDL-08-101, Carnegie Mellon University Parallel Data Lab, May 2008.
17. P. Olivo, B. Ricco, and E. Sangiorgi, "High Field Induced Voltage Dependent Oxide Charge," Applied Physics Letter, vol. 48, pp. 1135-1137, 1986.
18. P. Cappelletti, R. Bez, D. Cantarelli, and L. Fratin, "Failure Mechanisms of Flash Cell in Program/ erase Cycling," in Proc. of International Electron Devices Meeting (IEDM), 1994, pp. 291-294.
19. N. Mielke, H. Belgal, I. Kalastirsky, P. Kalavade, A. Kurtz, Q. Meng, N. Righos, and J. Wu, "Flash EEPROM Threshold Instabilities Due to Charge Trapping During Program/erase Cycling," IEEE Transactions on Device and Materials Reliability, vol. 4, no. 3, pp. 335-344, 2004.
20. K. Prall, "Scaling Non-Volatile Memory Below 30nm," in Proc. of IEEE Non-Volatile Semiconductor Memory Workshop, Aug. 2007, pp. 5-10.
21. D. J. C. MacKay and R. M. Neal, "Near Shannon limit performance of low density parity check codes," Electronics Letters, vol. 32, pp. 1645-1646, Aug. 1996.
22. N. Wiberg, "Codes and decoding on general graphs," Ph.D. Dissertation, Linkoping University, Sweden, 1996. available at http://www.essrl.wustl.edu/jao/itrg2000/.
23. F. R. Kschischang, B. J. Frey, and H.-A. Loeliger, "Factor graphs and the sum-product algorithm," IEEE Transactions on Information Theory, vol. 47, pp. 498-519, Feb. 2001.
24. C.-L. Chen, K.-S. Lin, H.-C. Chang, W.-C. Fang, and C.-Y. Lee, "A 11.5-Gbps LDPC decoder based on CP-PEG code construction," in Proceedings of European Solid-State Circuits Conference (ESSCIRC), Sept. 2009, pp. 412-415.
25. J.-W. Hsieh, T.-W. Kuo, and L.-P. Chang, "Efficient identification of hot data for flash memory storage systems," ACM Transactions on Storage, vol. 2, no. 1, pp. 22-40, Feb. 2006.
26. D. Park and D. Du, "Hot and cold data identification for flash memory using multiple Bloom filters," in USENIX Conference on File and Storage Technologies (FAST), 2011.
27. T. Luo, R. Lee, M. Mesnier, F. Chen, and X. Zhang, "hStorage-DB: heterogeneity-aware data management to exploit full capacity of hybrid storage systems," in Proc. of International Conference on Very Large Databases (VLDB), 2012.
28. J. Peterson, J. Strasser, and J. Hyun, "Bit error reduction through varied data positioning," United States Patent Application 20120304039, Nov. 2012.
29. "Open NAND Flash Interface Specification," Tech. Rep., Hynix Semiconductor and Intel Corporation and Micron Technology, Inc. and Numonyx and Phison Electronics Corp. and Sony Corporation and Spansion, Jan. 2009.
30. C.M. Compagnoni, C. Miccoli, R. Mottadelli, S. Beltrami, M. Ghidotti, A.L. Lacaita, A.S. Spinelli, and A. Visconti, "Investigation of the threshold voltage instability after distributed cycling in nanoscale NAND Flash memory arrays," in Proc. of IEEE International Reliability Physics Symposium (IRPS), May 2010, pp. 604-610.
31. N. Mielke, H.P. Belgal, A. Fazio, Q. Meng, and N. Righos, "Recovery Effects in the Distributed Cycling of Flash Memories," in Proc. of IEEE International Reliability Physics Symposium, 2006, pp. 29-35.
32. H. Yang, H. Kim, S.-I. Park, J. Kim, S.-H. Lee, J.-K. Choi, D. Hwang, C. Kim, M. Park, K.-H. Lee, Y.-K. Park, J. K. Shin, and J.-T. Kong, "Reliability Issues and Models of sub-90nm NAND Flash Memory Cells," in Proc. of International Conference on Solid-State and Integrated Circuit Technology, 2006, pp. 760-762.
33. K. J. Laidler, Chemical Kinetics (3rd Ed.), Prentice Hall, 1987.
34. T. Mohsenin, H. Shirani-mehr, and B. Baas, "Low power LDPC decoder with efficient stopping scheme for undecodable blocks," in Proc. of IEEE International Symposium on Circuits and Systems, 2011, pp. 1780-1783.
35. F. Chen, R. Lee, and X. Zhang, "Essential roles of exploiting internal parallelism of flash memory based solid state drives in high-speed data processing," in Proc. of International Symposium on High Performance Computer Architecture (HPCA), 2011.
36. S. L. Min and E. H. Nam, "Current Trends in Flash Memory Technology," Proc. of Asia and South Pacific Conference on Design Automation., p. 2., Jan. 2006.
37. Y. J. Seong, E. H. Nam, J. H. Yoon, H. Kim, J. Choi, S. Lee, Y. H. Bae, J. Lee, Y. Cho, and S. L. Min, "Hydra: A Block-Mapped Parallel Flash Memory Solid-State Disk Architecture," IEEE Transactions on Computers, vol. 59, no. 7, pp. 905-921, Jul. 2010.
38. Y. Hu, H. Jiang, D. Feng, L. Tian, H. Luo, and S. Zhang, "Performance impact and interplay of ssd parallelism through advanced commands, allocation strategy and data granularity," in Proceedings of the International Conference on Supercomputing, 2011, pp. 96-107.
39. M. Jung and M. Kandemir, "An evaluation of different page allocation strategies on high-speed SSDs," in Proc. of HotStorage, 2012.
40. F. Chen, T. Luo, and X. Zhang, "CAFTL: a contentaware flash translation layer enhancing the lifespan of flash memory based solid state devices," in Proc. of USENIX conference on file and storage technologies (FAST), 2011.
41. J. Wang, T. Courtade, H. Shankar, and R.D. Wesel, "Soft information for LDPC decoding in flash: Mutual-information optimized quantization," in Proc. of IEEE Global Telecommunications Conference (GLOBECOM), Dec. 2011, pp. 1-6.