Comparing energy Efficiency of CPU, GPU and FPGA implementations for vision kernels

2019 IEEE International Conference on Embedded Software and Systems, ICESS 2019

Volumn , Issue , 2019, Pages

  Qasaimeh, Murad ^a   Denolf, Kristof ^b   Lo, Jack ^b   Vissers, Kees ^b   Zambreno, Joseph ^a   Jones, Phillip H ^a  

^a IOWA STATE UNIVERSITY   (United States)

^b XILINX INC   (United States)

Author keywords

CPUs; Embedded Vision; Energy Efficiency; FPGAs; GPUs

Indexed keywords

BENCHMARKING; COMPUTER HARDWARE; EMBEDDED SOFTWARE; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); GRAPHICS PROCESSING UNIT; LIBRARIES; PIPELINES; PROGRAM PROCESSORS;

EMBEDDED COMPUTER VISION; EMBEDDED VISIONS; FPGA IMPLEMENTATIONS; GPUS; HARDWARE ACCELERATORS; HARDWARE ARCHITECTURE; RUN-TIME PERFORMANCE; VISION APPLICATIONS;

ENERGY EFFICIENCY;

EID: 85070913064     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICESS.2019.8782524     Document Type: Conference Paper

References (17)

1. M. H. Ionica and D. Gregg, "The movidius myriad architecture's potential for scientific computing," IEEE Micro, vol. 35, no. 1, pp. 6-14, 2015.
2. S. Collange, D. Defour, and A. Tisserand, "Power consumption of gpus from a software perspective," in International Conference on Computational Science, pp. 914-923, Springer, 2009.
3. H. Giefers, P. Staar, C. Bekas, and C. Hagleitner, "Analyzing the energyefficiency of sparse matrix multiplication on heterogeneous systems: A comparative study of gpu, xeon phi and fpga," in 2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 46-56, IEEE, 2016.
4. S. Che, J. Li, J. W. Sheaffer, K. Skadron, and J. Lach, "Accelerating compute-intensive applications with gpus and fpgas," in Application Specific Processors, 2008. SASP 2008. Symposium on, pp. 101-107, IEEE, 2008.
5. J. Cong, Z. Fang, M. Lo, H. Wang, J. Xu, and S. Zhang, "Understanding performance differences of fpgas and gpus," in 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 93-96, IEEE, 2018.
6. S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, S.-H. Lee, and K. Skadron, "Rodinia: A benchmark suite for heterogeneous computing," in Workload Characterization, 2009. IISWC 2009. IEEE International Symposium on, pp. 44-54, Ieee, 2009.
7. P. Cooke, J. Fowers, G. Brown, and G. Stitt, "A tradeoff analysis of fpgas, gpus, and multicores for sliding-window applications," ACM Transactions on Reconfigurable Technology and Systems (TRETS), vol. 8, no. 1, p. 2, 2015.
8. J. Fowers, G. Brown, P. Cooke, and G. Stitt, "A performance and energy comparison of fpgas, gpus, and multicores for sliding-window applications," in Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays, pp. 47-56, ACM, 2012.
9. C. Brugger, L. Dal'Aqua, J. A. Varela, C. De Schryver, M. Sadri, N. Wehn, M. Klein, and M. Siegrist, "A quantitative cross-architecture study of morphological image processing on cpus, gpus, and fpgas," in Computer Applications &Industrial Electronics (ISCAIE), 2015 IEEE Symposium on, pp. 201-206, IEEE, 2015.
10. E. Fykse, "Performance comparison of gpu, dsp and fpga implementations of image processing and computer vision algorithms in embedded systems," Master's thesis, Institutt for elektronikk og telekommunikasjon, 2013.
11. G. Bradski, "Open source computer vision library." https://opencv.org/ opencv-4-0-0.html, 2018.
12. I. NVIDIA, "Nvidia visionworks toolkit." https://developer.nvidia.com/ embedded/visionworks, 2018.
13. I. Xilinx, "xfopencv library functions." https://www. xilinx.com/support/documentation/sw manuals/xilinx2018 3/ ug1233-xilinx-opencv-user-guide.pdf, 2018.
14. M. Horowitz, E. Alon, D. Patil, S. Naffziger, R. Kumar, and K. Bernstein, "Scaling, power, and the future of cmos," in Electron Devices Meeting, 2005. IEDM Technical Digest. IEEE International, IEEE, 2005.
15. "Computer vision overlays on pynq." https://github.com/Xilinx/ PYNQ-ComputerVision. Accessed: 2018-12-17.
16. V. Boppana, S. Ahmad, I. Ganusov, V. Kathail, V. Rajagopalan, and R. Wittig, "Ultrascale+ mpsoc and fpga families," in Hot Chips 27 Symposium (HCS), 2015 IEEE, pp. 1-37, IEEE, 2015.
17. "Background subtraction." https://docs.opencv.org/3.4/db/d5c/tutorial py bg subtraction.html. Accessed: 2018-12-17.